- 您现在的位置：买卖IC网 > PDF目录69320 > R8A66171SP SPECIALTY MICROPROCESSOR CIRCUIT, PDSO24 PDF资料下载
参数资料
| 型号： | R8A66171SP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO24 |
| 封装： | SOP-24 |
| 文件页数： | 5/24页 |
| 文件大小： | 678K |
| 代理商： | R8A66171SP |
13
XMEGA E5 [DATASHEET]
8153G–AVR–10/2013
Figure 8-2.
Data Memory Map (Hexadecimal Value)
8.6
EEPROM
Atmel AVR XMEGA E5 devices have EEPROM for nonvolatile data storage. It is memory mapped and accessed in
normal data space. The EEPROM supports both byte and page access. EEPROM allows highly efficient EEPROM
reading and EEPROM buffer loading. When doing this, EEPROM is accessible using load and store instructions.
EEPROM will always start at hexadecimal address 0x1000.
8.7
I/O Memory
The status and configuration registers for peripherals and modules, including the CPU, are addressable through I/O
memory locations. All I/O locations can be accessed by the load (LD/LDS/LDD) and store (ST/STS/STD) instructions,
which are used to transfer data between the 32 registers in the register file and the I/O memory. The IN and OUT
instructions can address I/O memory locations in the range of 0x00 to 0x3F directly. In the address range 0x00 - 0x1F,
single-cycle instructions for manipulation and checking of individual bits are available.
The I/O memory address for all peripherals and modules in XMEGA E5 is shown in the “Peripheral Module Address Map”
8.7.1
General Purpose I/O Registers
The lowest 4 I/O memory addresses are reserved as general purpose I/O registers. These registers can be used for
storing global variables and flags, as they are directly bit-accessible using the SBI, CBI, SBIS, and SBIC instructions.
8.8
Data Memory and Bus Arbitration
Since the data memory is organized as three separate sets of memories, the different bus masters (CPU, EDMA
controller read and EDMA controller write, etc.) can access different memory sections at the same time.
8.9
Memory Timing
Read and write access to the I/O memory takes one CPU clock cycle. A write to SRAM takes one cycle, and a read from
SRAM takes two cycles. For burst read (EDMA), new data are available every cycle. EEPROM page load (write) takes
one cycle, and three cycles are required for read. For burst read, new data are available every second cycle. Refer to the
instruction summary for more details on instructions and instruction timing.
8.10
Device ID and Revision
Each device has a three-byte device ID. This ID identifies Atmel as the manufacturer of the device and the device type. A
separate register contains the revision number of the device.
Byte Address
ATxmega32E5
Byte Address
ATxmega16E5
Byte Address
ATxmega8E5
0
I/O Registers (4K)
0
I/O Registers (4K)
0
I/O Registers (4K)
FFF
1000
EEPROM (1K)
1000
EEPROM (512B)
1000
EEPROM (512B)
13FF
11FF
RESERVED
2000
Internal SRAM (4K)
2000
Internal SRAM (2K)
2000
Internal SRAM (2K)
2FFF
27FF
相关PDF资料 |
PDF描述 |
|---|---|
| R8A77800ANBG | 32-BIT, FLASH, 402 MHz, RISC MICROCONTROLLER, PBGA449 |
| R8A77850AADBG | RISC MICROCONTROLLER, PBGA436 |
| R8A77850AADBG | RISC MICROCONTROLLER, PBGA436 |
| RA-8581SAB-3 | REAL TIME CLOCK, PDSO14 |
| RB80526PY733256 | 32-BIT, 733 MHz, MICROPROCESSOR, CPGA370 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| R8A66173SP | 制造商:Renesas Electronics Corporation 功能描述: |
| R8A66174SP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:PARALLEL-IN SERIAL-OUT DATA BUFFER WITH FIFO |
| R8A66593FP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:ASSP (USB2.0 Peripheral Controller) |
| R8A66597BG | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:ASSP (USB2.0 2 Port Host/1 Port Peripheral Controller) |
| R8A66597BG#DF1S | 制造商:Renesas Electronics Corporation 功能描述:USB 2, 2-PORT HOST OR 1-PORT PERIPH CTRL - Tape and Reel 制造商:Renesas Electronics Corporation 功能描述:IC CONTROLLER USM 81LFBGA |
发布紧急采购，3分钟左右您将得到回复。