参数资料
型号: S1R72V27B05
元件分类: 总线控制器
英文描述: UNIVERSAL SERIAL BUS CONTROLLER, PBGA60
封装: 5 X 5 MM, 0.50 MM PITCH, PLASTIC, TFBGA-60
文件页数: 10/42页
文件大小: 426K
代理商: S1R72V27B05
5. Terminal Layout Diagrams
S1R72V27 Data Sheet (Rev. 1.00)
EPSON
13
5. Terminal Layout Diagrams
BUR
N
IN
LVD
D
XI
XO
VSS
CLK
IN
CVD
D
N.
C
.
CD
1
5
CD
1
4
CD
1
3
CD
1
2
CD
1
CVD
D
VSS
CD
1
0
CD
9
LVD
D
VSS
60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41
N.C.
61
40 ATPGEN
N.C.
62
39 CD8
N.C.
63
38 CD7
N.C.
64
37 CD6
LVDD
65
36 CD5
VSS
66
35 CD4
R1
67
34 CD3
VSS
68
33 LVDD
N.C.
69
32 VSS
HVDD
70
31 CVDD
DM
71
30 CD2
VSS
72
29 CD1
DP
73
28 CD0
HVDD
74
27 XDACK
VBUS
75
26 XDREQ
LVDD
76
25 XWRL
VSS
77
24 XWRH
N.C.
78
23 XRD
N.C.
79
22 XCS
N.C.
80
21 XINT
1
2
3
4
5 6
7
8
9 10 11 12 13 14 15 16 17 18 19 20
LVD
D
VSS
VBU
S
F
L
G
VBU
S
E
N
HV
D
XRESET
XBEL
CA1
CA2
CA3
CA4
VSS
CVD
D
CA5
CA6
CA7
CA8
TE
S
T
E
N
LVD
D
VSS
Figure 5-1 QFP package terminal layout diagram (QFP14-80)
12
345
678
A
NC
LVDD
DP
DM
HVDD
R1
LVDD
BURNIN
A
B
VBUSFLG
VSS
HVDD
VSS
XI
B
C
VBUSEN
HVDD
VBUS
CA1
CA3
CD15
LVDD
XO
C
D
XRESET
XBEL
CA5
CD13
CVDD
CLKIN
D
E
CA2
CA4
XINT
CD4
CD11
CD14
E
F
CA7
CA8
XWRH
XDACK
CD3
CD7
CD10
CD12
F
G
CA6
LVDD
XRD
XDREQ
CD1
CD6
VSS
CD9
G
H
TESTEN
XCS
XWRL
CD0
CD2
CD5
CD8
ATPGEN
H
12
345
678
Top View
Figure 5-2 BGA package terminal layout diagram (PFBGA5UX60)
相关PDF资料
PDF描述
S2024B-8 32-BIT, DSP-CROSSBAR SWITCH, PQFP196
S2025A 32-BIT, DSP-CROSSBAR SWITCH, PQFP196
S2025C-15 32-BIT, DSP-CROSSBAR SWITCH, PQFP196
S2028A 32-BIT, DSP-CROSSBAR SWITCH, PQFP224
S202S15V TRIGGER OUTPUT SOLID STATE RELAY, 3000 V ISOLATION-MAX
相关代理商/技术参数
参数描述
S1R77081F 制造商:EPSON 制造商全称:EPSON 功能描述:RSDS Transmitter/Receiver
S1R8ADMTBK 制造商:Hubbell Wiring Device-Kellems 功能描述:S1R FRPT 8 ABANDONMENT PLATE
S1R8CSPA 制造商:Hubbell Wiring Device-Kellems 功能描述:S1R FRPT 8SP C1 2X EXTRON AAP UNITS
S1R8CSPB 制造商:Hubbell Wiring Device-Kellems 功能描述:S1R FRPT 8SP C1 BLANK
S1R8CSPC 制造商:Hubbell Wiring Device-Kellems 功能描述:S1R FRPT 8SP C1 2X EXTRON MAAP UNITS