- 您现在的位置：买卖IC网 > PDF目录69327 > S3P9664-AM 8-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PDIP24 PDF资料下载
参数资料
| 型号： | S3P9664-AM |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PDIP24 |
| 封装： | 0.300 INCH, SDIP-24 |
| 文件页数： | 121/148页 |
| 文件大小： | 784K |
| 代理商： | S3P9664-AM |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页当前第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页
S3C9664/P9664 (Preliminary Spec)
RESET
RESET and POWER-DOWN
8-3
POWER-DOWN MODES
STOP MODE
Stop mode is invoked by the instruction STOP (opcode 7FH). In Stop mode, the operation of the CPU and all
peripherals is halted. That is, the on-chip main oscillator stops and the supply current is reduced to less than
120 A. All system functions are halted when the clock "freezes," but data stored in the internal register file is
retained. Stop mode can be released in one of two ways: by a
RESET signal or by an external interrupt.
Using
RESET
RESET to Release Stop Mode
Stop mode is released when the
RESET signal is released and returns to High level. All system and peripheral
control registers are then reset to their default values and the contents of all data registers are retained.
RESET
operation automatically selects a slow clock (1/16) because CLKCON.3 and CLKCON.4 are cleared to '00B'.
After the oscillation stabilization interval has elapsed, the CPU executes the system initialization routine by
fetching the 16-bit address stored in ROM locations 0100H and 0101H.
Using an External Interrupt to Release Stop Mode
Only external interrupts with an RC-delay noise filter circuit can be used to release Stop mode (Clock-related
external interrupts cannot be used). External interrupts in the KS86C6504/6508 interrupt structure does not meet
this criteria.
Note that when Stop mode is released by an external interrupt, the current values in system and peripheral
control registers are not changed. When you use an interrupt to release Stop mode, the CLKCON.3 and
CLKCON.4 register values remain unchanged, and the currently selected clock value is used. If you use an
external interrupt for Stop mode release, you can also program the duration of the oscillation stabilization
interval. To do this, you must make the appropriate control and clock settings before entering Stop mode.
The external interrupt is serviced when the Stop mode release occurs. Following the IRET from the service
routine, the instruction immediately following the one that initiated Stop mode is executed.
NOTE
Do not use the STOP mode when external clock source is being used as the oscillation circuit option.
IDLE MODE
Idle mode is invoked by the instruction IDLE (opcode 6FH). In Idle mode, CPU operations are halted while select
peripherals remain active. During Idle mode, the internal clock signal is gated off to the CPU, but not to interrupt
logic and timer/counters. Port pins retain the mode (input or output) they had at the time Idle mode was entered.
There are two ways to release Idle mode:
1.
Execute
RESET. All system and peripheral control registers are reset to their default values and the contents
of all data registers are retained. The reset automatically selects a slow clock (1/16) because CLKCON.3 and
CLKCON.4 are cleared to '00B'. If interrupts are masked,
RESET is the only way to release Idle mode.
2.
Activate any enabled interrupt, causing Idle mode to be released. When you use an interrupt to release Idle
mode, the CLKCON.3 and CLKCON.4 register values remain unchanged, and the currently selected clock
value is used. The interrupt is then serviced. Following the IRET from the service routine, the instruction
immediately following the one that initiated Idle mode is executed.
NOTE
Only external interrupts that are not clock-related can be used to release Stop mode. To release Idle
mode, however, any type of interrupt (that is, internal or external) can be used.
相关PDF资料 |
PDF描述 |
|---|---|
| S3P9664-SK | 8-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PDSO20 |
| S3C9664XX-DK | 8-BIT, MROM, 6 MHz, MICROCONTROLLER, PDIP20 |
| S5964 | PCI BUS CONTROLLER, PBGA256 |
| S6A0072 | 16 X 40 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC90 |
| S80960SB16 | 32-BIT, 16 MHz, RISC PROCESSOR, PQFP80 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S3P9688 | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:8-bit single-chip CMOS microcontrollers |
| S3PDB100 | 制造商:SIRECTIFIER 制造商全称:Sirectifier Semiconductors 功能描述:Three Phase Rectifier Modules |
| S3PDB100N08 | 制造商:SIRECTIFIER 制造商全称:Sirectifier Semiconductors 功能描述:Three Phase Rectifier Modules |
| S3PDB100N12 | 制造商:SIRECTIFIER 制造商全称:Sirectifier Semiconductors 功能描述:Three Phase Rectifier Modules |
| S3PDB100N14 | 制造商:SIRECTIFIER 制造商全称:Sirectifier Semiconductors 功能描述:Three Phase Rectifier Modules |
发布紧急采购，3分钟左右您将得到回复。