- 您现在的位置：买卖IC网 > PDF目录98071 > S6A0032 16 X 80 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC138 PDF资料下载
参数资料
| 型号： | S6A0032 |
| 元件分类： | 显示控制器 |
| 英文描述： | 16 X 80 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC138 |
| 封装： | DIE-138 |
| 文件页数： | 14/39页 |
| 文件大小： | 361K |
| 代理商： | S6A0032 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页
16 COM / 80 SEG DRIVER & CONTROLLER FOR STN LCD
PRELIMINARY SPEC. VER. 0.5
S6A0032
17
Read Busy Flag and Address
RS
R/W
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
0
1
BF
A6
A5
A4
A3
A2
A1
A0
This instruction shows whether S6A0032 is in internal operation or not. If the resultant BF is "High", it means the
internal operation is in progress and you have to wait until BF to be "Low", and then the next instruction can be
performed. In this instruction you can read also the value of address counter.
Write Data
RS
R/W
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
1
0
D7
D6
D5
D4
D3
D2
D1
D0
Write binary 8- / 5- bit data to DDRAM / CGRAM. The selection of RAM from DDRAM / CGRAM is set by the
previous address set instruction (DDRAM address set, CGRAM address set). After write operation, the address is
automatically increased / decreased by 1, according to the entry mode.
Read Data
RS
R/W
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
1
D7
D6
D5
D4
D3
D2
D1
D0
Read binary 8- / 5- bit data from DDRAM / CGRAM. The selection of RAM is set by the previous address set
instruction. If address set instruction of RAM is not performed before this instruction, the data that read first is invalid,
because the direction of AC is not determined. If you read RAM data several times without RAM address set
instruction before read operation, you can get correct RAM data from the second, and the first data would be
incorrect, because there is no time margin to transfer RAM data. In case of DDRAM read operation, cursor shift
instruction plays the same role as DDRAM address set instruction: it also transfers RAM data to output data register.
After read operation address counter is automatically increased / decreased by 1 according to the entry mode. After
CGRAM read operation, display shift may not be executed correctly.
* In case of RAM write operation, after this operation, AC is increased/decreased by 1 like read operation. In this
time, AC indicates the next address position, but you can read only the previous data by read instruction. RAM
address is dummy data, so the correct RAM data come from the second read transaction. After reading operation,
the address is increased by 1 automatically.
相关PDF资料 |
PDF描述 |
|---|---|
| S6A0069 | 16 X 40 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC80 |
| S6A0078 | 34 X 120 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC183 |
| S80296SA40 | 16-BIT, 40 MHz, MICROCONTROLLER, PQFP100 |
| S80486-DX4-75-S-V-8-B | 32-BIT, 75 MHz, MICROPROCESSOR, PQFP208 |
| S80960SA-16 | 32-BIT, 16 MHz, RISC PROCESSOR, PQFP80 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S6A0035 | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:53 SEGMENT STATIC DRIVER |
| S6A0065 | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:40 CH SEGMENT/COMMON DRIVER FOR DOT MATRIX LCD |
| S6A0065B01-Q08J | 制造商:Samsung Semiconductor 功能描述: |
| S6A0065B01-Q0RJ | 制造商:Samsung Semiconductor 功能描述:N/A - Trays |
| S6A0069 | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:40 SEG / 16 COM DRIVER & CONTROLLER FOR DOT MATRIX LCD |
发布紧急采购，3分钟左右您将得到回复。