- 您现在的位置：买卖IC网 > PDF目录25624 > S80C32-25SHXXX:RD (ATMEL CORP) 8-BIT, 25 MHz, MICROCONTROLLER, PQCC44 PDF资料下载
参数资料
| 型号： | S80C32-25SHXXX:RD |
| 厂商： | ATMEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, 25 MHz, MICROCONTROLLER, PQCC44 |
| 封装： | PLASTIC, LCC-44 |
| 文件页数： | 30/109页 |
| 文件大小： | 10824K |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页当前第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页
275
7593L–AVR–09/12
AT90USB64/128
3 - EORSTI - End Of Reset Interrupt flag
Set by hardware when an “End Of Reset” has been detected by the USB controller. This triggers
an USB interrupt if EORSTE is set.
Shall be cleared by software. Setting by software has no effect.
2 - SOFI - Start Of Frame Interrupt flag
Set by hardware when an USB “Start Of Frame” PID (SOF) has been detected (every 1ms). This
triggers an USB interrupt if SOFE is set.
1 - Reserved
The value read from this bits is always 0. Do not set this bit
0 - SUSPI - Suspend Interrupt flag
Set by hardware when an USB “Suspend” ‘idle bus for three frame periods: a J state for 3ms) is
detected. This triggers an USB interrupt if SUSPE is set.
Shall be cleared by software. Setting by software has no effect.
See Section 23.8, page 265 for more details.
The interrupt bits are set even if their corresponding ‘Enable’ bits is not set.
7 - Reserved
The value read from this bits is always 0. Do not set this bit.
6 - UPRSME - Upstream Resume Interrupt Enable bit
Set to enable the UPRSMI interrupt.
Clear to disable the UPRSMI interrupt.
5 - EORSME - End Of Resume Interrupt Enable bit
Set to enable the EORSMI interrupt.
Clear to disable the EORSMI interrupt.
4 - WAKEUPE - Wake-up CPU Interrupt Enable bit
Set to enable the WAKEUPI interrupt. For correct interrupt handle execution, this interrupt
should be enable only before entering power-down mode.
Clear to disable the WAKEUPI interrupt.
3 - EORSTE - End Of Reset Interrupt Enable bit
Set to enable the EORSTI interrupt. This bit is set after a reset.
Clear to disable the EORSTI interrupt.
2 - SOFE - Start Of Frame Interrupt Enable bit
Set to enable the SOFI interrupt.
Clear to disable the SOFI interrupt.
Bit
7
6
543
2
1
0
-
UPRSME
EORSME
WAKEUPE
EORSTE
SOFE
-
SUSPE
UDIEN
Read/write
Initial value
0
相关PDF资料 |
PDF描述 |
|---|---|
| S80C52XXX-20:RD | 8-BIT, MROM, 20 MHz, MICROCONTROLLER, PQCC44 |
| S80C52XXX-36:RD | 8-BIT, MROM, 36 MHz, MICROCONTROLLER, PQCC44 |
| MC80C32E-30:D | 8-BIT, 30 MHz, MICROCONTROLLER, CDIP40 |
| MR80C32E-20 | 8-BIT, 20 MHz, MICROCONTROLLER, CQCC44 |
| MR80C32E-20 | 8-BIT, 20 MHz, MICROCONTROLLER, CQCC44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S80C32-30 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
| S80C32-30R | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
| S80C32-33 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER |
| S-80C32-36 | 制造商:TEMIC 功能描述: |
| S80C32-36 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
发布紧急采购，3分钟左右您将得到回复。