- 您现在的位置：买卖IC网 > PDF目录25624 > S80C32-25SHXXX:RD (ATMEL CORP) 8-BIT, 25 MHz, MICROCONTROLLER, PQCC44 PDF资料下载
参数资料
| 型号： | S80C32-25SHXXX:RD |
| 厂商： | ATMEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, 25 MHz, MICROCONTROLLER, PQCC44 |
| 封装： | PLASTIC, LCC-44 |
| 文件页数： | 97/109页 |
| 文件大小： | 10824K |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页当前第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页
73
ATtiny20 [DATASHEET]
8235E–AVR–03/2013
However, for ensuring compatibility with future devices, this bit must be set to zero when TCCR0B is written when
operating in PWM mode. When writing a logical one to the FOC0B bit, an immediate Compare Match is forced on the
Waveform Generation unit. The OC0B output is changed according to its COM0B[1:0] bits setting. Note that the FOC0B
bit is implemented as a strobe. Therefore it is the value present in the COM0B[1:0] bits that determines the effect of the
forced compare.
A FOC0B strobe will not generate any interrupt, nor will it clear the timer in CTC mode using OCR0B as TOP.
The FOC0B bit always reads as zero.
Bits 5:4 – Res: Reserved Bits
These bits are reserved bits in the ATtiny20 and will always read as zero.
Bit 3 – WGM02: Waveform Generation Mode
See the description in the “TCCR0A – Timer/Counter Control Register A” on page 69.
Bits 2:0 – CS0[2:0]: Clock Select
The three Clock Select bits select the clock source to be used by the Timer/Counter.
Table 11-9.
Clock Select Bit Description
If external pin modes are used for the Timer/Counter0, transitions on the T0 pin will clock the counter even if the pin is
configured as an output. This feature allows software control of the counting.
11.9.3 TCNT0 – Timer/Counter Register
The Timer/Counter Register gives direct access, both for read and write operations, to the Timer/Counter unit 8-bit
counter. Writing to the TCNT0 Register blocks (removes) the Compare Match on the following timer clock. Modifying the
counter (TCNT0) while the counter is running, introduces a risk of missing a Compare Match between TCNT0 and the
OCR0x Registers.
CS02
CS01
CS00
Description
0
No clock source (Timer/Counter stopped)
0
1
clkI/O/(No prescaling)
0
1
0
clkI/O/8 (From prescaler)
0
1
clkI/O/64 (From prescaler)
1
0
clkI/O/256 (From prescaler)
1
0
1
clkI/O/1024 (From prescaler)
1
0
External clock source on T0 pin. Clock on falling edge.
1
External clock source on T0 pin. Clock on rising edge.
Bit
76543210
TCNT0[7:0]
TCNT0
Read/Write
R/W
Initial Value
00000000
相关PDF资料 |
PDF描述 |
|---|---|
| S80C52XXX-20:RD | 8-BIT, MROM, 20 MHz, MICROCONTROLLER, PQCC44 |
| S80C52XXX-36:RD | 8-BIT, MROM, 36 MHz, MICROCONTROLLER, PQCC44 |
| MC80C32E-30:D | 8-BIT, 30 MHz, MICROCONTROLLER, CDIP40 |
| MR80C32E-20 | 8-BIT, 20 MHz, MICROCONTROLLER, CQCC44 |
| MR80C32E-20 | 8-BIT, 20 MHz, MICROCONTROLLER, CQCC44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S80C32-30 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
| S80C32-30R | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
| S80C32-33 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER |
| S-80C32-36 | 制造商:TEMIC 功能描述: |
| S80C32-36 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
发布紧急采购，3分钟左右您将得到回复。