- 您现在的位置：买卖IC网 > PDF目录225144 > SA56615-46D (NXP SEMICONDUCTORS) 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO5 PDF资料下载
参数资料
| 型号： | SA56615-46D |
| 厂商： | NXP SEMICONDUCTORS |
| 元件分类： | 电源管理 |
| 英文描述： | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO5 |
| 封装： | 1.50 MM, PLASTIC, SOT-23, SOT-25, SO-5 |
| 文件页数： | 11/23页 |
| 文件大小： | 244K |
| 代理商： | SA56615-46D |
Philips Semiconductors
Product data
SA56615-XX;
SA56616-XX
CMOS system reset with adjustable delay time
2003 Oct 15
19
TIMING DIAGRAM
The Timing Diagram shown in Figure 75 depicts the operation of the
device. Letters A – K on the TIME axis indicate specific events.
A:
At “A”, VDD begins to increase. Initially, the VOUT voltage
increases but abruptly decreases when VDD reaches the level
(approximately 0.8 V) that activates the internal bias circuitry and
RESET is asserted.
B:
At “B”, VDD reaches the high side threshold level, VSH. At this
point the reset delay timer is initiated and VTCD, delay pin threshold
voltage begins to rise. VDD increases to its nominal operating level
without releasing the reset.
C:
At “C”, the delay pin threshold voltage is reached, and the IC
releases the hold on the VOUT reset. The reset output voltage goes
to VDD.
D–E:
At “D”, VDD begins to fall, causing the reset output to follow.
VDD continues to fall until the VSL, low side detection threshold level
is reached at “E”. This causes the a reset signal to be generated
(VOUT reset goes LOW).
E–F:
Between “E” and “F”, VDD starts rising.
F–G:
At “F”, VDD rises to VSH. Once again, the IC initiates the
reset delay timer and VTCD starts to rise until the delay pin threshold
level is reached and the IC releases the hold on the VOUT reset. At
“G”, the reset output VOUT goes to VDD.
G–H:
Between “G” and “H”, VOUT follow VDD. As long VDD
remains above VSH, no reset signal will be triggered. Before VDD
falls to the VSH threshold, it begins to rise, causing VOUT to follow it.
At “H” VDD returns to its nominal operating level.
J:
At “J” VDD falls until the VSL threshold point is reached. At this
level, a RESET signal is generated and VOUT goes LOW.
K: At “K”, the VDD voltage has decreased until normal internal circuit
bias is unable to maintain a VOUT reset. As a result, VOUT may rise
to less than 0.8 V. As VDD decreases further, VOUT reset also
decreases to zero.
A
K
BE
G
J
CD
F
H
VSH
VSL
VDD
VTCD
Vhys
OUT
t
VTCD
V
CD PIN
THRESHOLD
VOLTAGE
(VTHCD)
V
tD
SL01600
Figure 75. Timing diagram.
相关PDF资料 |
PDF描述 |
|---|---|
| SA56615-27D | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO5 |
| SA57250-33GW-G | 0.3 A SWITCHING REGULATOR, 57.5 kHz SWITCHING FREQ-MAX, PDSO5 |
| SA58631TK | 3 W BTL audio amplifier |
| SA58632BS | 2 x 2.2 W BTL audio amplifier |
| SA58635UK | 2 x 25 mW class-G stereo headphone driver with I2C-bus volume control |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SA5664 | 制造商:SILAN 制造商全称:Silan Microelectronics Joint-stock 功能描述:3-PHASE SPINDLE MOTOR DRIVER FOR CD-ROM |
| SA568A | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:150MHz phase-locked loop |
| SA568AD | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:150MHz phase-locked loop |
| SA568AN | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:150MHz phase-locked loop |
| SA56EX | 功能描述:功率放大器 IC 60V 5A PULSE WDTH MODULATION AMP RoHS:否 制造商:TriQuint Semiconductor 封装 / 箱体: 工作电源电压:28 V 电源电流:2.5 A 工作温度范围: 封装: |
发布紧急采购，3分钟左右您将得到回复。