- 您现在的位置：买卖IC网 > PDF目录69331 > SAB-XC164CM-8F40F (INFINEON TECHNOLOGIES AG) 16-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP64 PDF资料下载
参数资料
| 型号： | SAB-XC164CM-8F40F |
| 厂商： | INFINEON TECHNOLOGIES AG |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 16-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP64 |
| 封装： | PLASTIC, TQFP-64 |
| 文件页数： | 59/69页 |
| 文件大小： | 1591K |
| 代理商： | SAB-XC164CM-8F40F |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页当前第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页
XC164CM
Derivatives
Electrical Parameters
Data Sheet
60
V1.2, 2006-03
The used mechanism to generate the master clock is selected by register PLLCON.
CPU and EBC are clocked with the CPU clock signal
f
CPU. The CPU clock can have the
same frequency as the master clock (
f
CPU = fMC) or can be the master clock divided by
two:
f
CPU = fMC / 2. This factor is selected by bit CPSYS in register SYSCON1.
The specification of the external timing (AC Characteristics) depends on the period of the
CPU clock, called “TCP”.
The other peripherals are supplied with the system clock signal
f
SYS which has the same
frequency as the CPU clock signal
f
CPU.
Bypass Operation
When bypass operation is configured (PLLCTRL = 0xB) the master clock is derived from
the internal oscillator (input clock signal XTAL1) through the input- and output-
prescalers:
f
MC = fOSC / ((PLLIDIV + 1) × (PLLODIV + 1)).
If both divider factors are selected as ‘1’ (PLLIDIV = PLLODIV = ‘0’) the frequency of
f
MC
directly follows the frequency of
f
OSC so the high and low time of fMC is defined by the duty
cycle of the input clock
f
OSC.
The lowest master clock frequency is achieved by selecting the maximum values for both
divider factors:
f
MC = fOSC / ((3 + 1) × (14 + 1)) = fOSC / 60.
Phase Locked Loop (PLL)
When PLL operation is configured (PLLCTRL = 11B) the on-chip phase locked loop is
enabled and provides the master clock. The PLL multiplies the input frequency by the
factor F (
f
MC = fOSC × F) which results from the input divider, the multiplication factor, and
the output divider (F = PLLMUL+1 / (PLLIDIV+1
× PLLODIV+1)). The PLL circuit
synchronizes the master clock to the input clock. This synchronization is done smoothly,
i.e. the master clock frequency does not change abruptly.
Due to this adaptation to the input clock the frequency of
f
MC is constantly adjusted so it
is locked to
f
OSC. The slight variation causes a jitter of fMC which also affects the duration
of individual TCMs.
The timing listed in the AC Characteristics refers to TCPs. Because
f
CPU is derived from
f
MC, the timing must be calculated using the minimum TCP possible under the respective
circumstances.
The actual minimum value for TCP depends on the jitter of the PLL. As the PLL is
constantly adjusting its output frequency so it corresponds to the applied input frequency
(crystal or oscillator) the relative deviation for periods of more than one TCP is lower than
for one single TCP (see formula and Figure 16).
相关PDF资料 |
PDF描述 |
|---|---|
| SAB-XC164CM-4F40F | 16-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP64 |
| SAB-XC164CM-8F20F | 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP64 |
| SAB-XC164KM-4F40F | 16-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP64 |
| SAB-XC164KM-4F20F | 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP64 |
| SAK-XC164KM-4F40F | 16-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SAB-XC167CI-16F20F | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:16-Bi t Single-Chip Microcontroller Preliminary |
| SAB-XC167CI-16F40F | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:16-Bi t Single-Chip Microcontroller Preliminary |
| SAC | 制造商:TSC 制造商全称:Taiwan Semiconductor Company, Ltd 功能描述:Low Capacitance Transient Voltage Suppressor Diodes |
| SAC 8250 | 制造商:Edsyn International 功能描述:Bulk |
| SAC+0107 | 制造商:AIM Metals & Alloys LP 功能描述:Solder Bar-2.5lbs. 制造商:AIM PRODUCTS LLC. 功能描述:Solder Bar-2.5lbs. |
发布紧急采购，3分钟左右您将得到回复。