- 您现在的位置：买卖IC网 > Datasheet目录356 > SC668ULTRT (Semtech)IC LED DRVR LMU 8CH MLPQUT20 Datasheet资料下载
参数资料
| 型号： | SC668ULTRT |
| 厂商： | Semtech |
| 文件页数： | 43/46页 |
| 文件大小： | 0K |
| 描述： | IC LED DRVR LMU 8CH MLPQUT20 |
| 特色产品： | Semtech sc667 and sc668 |
| 标准包装： | 1 |
| 拓扑： | 线性（LDO），PWM |
| 输出数： | 12 |
| 内部驱动器： | 是 |
| 类型 - 主要： | 背光，LED 闪烁器，照明管理装置（LMU） |
| 频率： | 400kHz |
| 电源电压： | 2.9 V ~ 5.5 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-UFQFN 裸露焊盘 |
| 供应商设备封装： | 20-MLPQ（3x3） |
| 包装： | 标准包装 |
| 工作温度： | -40°C ~ 85°C |
| 其它名称： | SC668ULDKR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页当前第43页第44页第45页第46页
SC668
Register Map (continued)
ADP_RATE Bit D5
This bit sets the time that elapses before backlight current
reduces after ADP activates. A logic one delays reduction
of current for 4ms. A logic zero delays reduction of current
for 256μs.
When a reduction in bank #1 backlight current becomes
OLE_EN2 through OLE_EN0 Bits [D3:D1]
These bits enable Other Lighting Effects (OLE), including
the auto-dim full and auto-dim partial, as shown in Table
25. Auto-dim functions are described in detail in the
Applications Information section.
Table 25 — OLE Bits
necessary, the first step change is delayed for 4ms (logic
one) or 256μs (logic zero). If bank #1 continues to need a
current reduction after the delay time has elapsed, the
OLE_EN2 OLE_EN1 OLE_EN0
0 0 0
Lighting Effect
Reserved (no effects)
brightness setting is lowered by one step. If further reduc-
tions in current are needed, the second and all subsequent
reductions occur at a faster rate equal to1/4 of the initial
delay time. Further reductions in current will stop when
the backlight accuracy and matching have normalized.
When 4ms is selected, the 1 st delay = 4ms, and the 2 nd and all
subsequent delays = 1ms. When 256μs is selected, the 1 st
delay = 256μs, and the 2 nd and all subsequent delays = 64μs.
0
0
0
1
1
1
1
0
1
1
0
0
1
1
1
0
1
0
1
0
1
Auto-dim full (group #1)
Auto-dim partial (group #1)
Reserved (no effects)
ADP_EN Bit D4
This bit enables the ADP function. ADP is enabled when
this bit is a logic one. ADP is disabled when this bit is a
logic zero.
PWM_BYP Bit D0
When this bit is a logic zero, the PWM pin functions nor-
mally. When this bit is a logic one, the PWM pin is disabled,
so that a high or low on the PWM pin has no effect.
43
相关PDF资料 |
PDF描述 |
|---|---|
| SDIN2B2-8G | IC INAND FLASH 8GB 169FBGA |
| SDK-DM3730-10-256512R | KIT DEV ZOOM FOR AM/DM37X |
| SDK-DM3730-20-256512R | KIT DEV ZOOM FOR AM/DM37X |
| SE162216 | ENCLOSURE ASSY 6U X 19" X 16" |
| SF-2194 | RACK SWING FRAME 38"X21.25" BLK |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SC-67 | 制造商:JIFFY 功能描述:CORRUGATED BOX DW 24X18X18 PK15 制造商:JIFFY 功能描述:CORRUGATED BOX, DW, 24X18X18, PK15 |
| SC6750 | 制造商:Alltrade Tools LLC 功能描述:COMB. SET |
| SC68253LK081 | 制造商:ON Semiconductor 功能描述: |
| SC68253PK073 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| SC68254DW154R2 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
发布紧急采购，3分钟左右您将得到回复。