- 您现在的位置：买卖IC网 > PDF目录11819 > SCC2698BE1A84,518 (NXP Semiconductors)IC UART OCTAL ENHANCED 84-PLCC PDF资料下载
参数资料
| 型号： | SCC2698BE1A84,518 |
| 厂商： | NXP Semiconductors |
| 文件页数： | 25/29页 |
| 文件大小： | 0K |
| 描述： | IC UART OCTAL ENHANCED 84-PLCC |
| 标准包装： | 250 |
| 特点： | 故障启动位检测 |
| 通道数： | 8 |
| FIFO's： | 3 位 |
| 电源电压： | 5V |
| 带自动流量控制功能： | 是 |
| 带故障启动位检测功能： | 是 |
| 带调制解调器控制功能： | 是 |
| 带CMOS： | 是 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 84-LCC（J 形引线） |
| 供应商设备封装： | 84-PLCC |
| 包装： | 带卷 (TR) |
| 其它名称： | 935056380518 SCC2698BE1A84-T SCC2698BE1A84-T-ND |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页当前第25页第26页第27页第28页第29页
Philips Semiconductors
Product data sheet
SCC2698B
Enhanced octal universal asynchronous
receiver/transmitter (Octal UART)
2006 Aug 07
5
PIN DESCRIPTION
MNEMONIC
PIN
TYPE
NAME AND FUNCTION
MNEMONIC
PIN
NO.
TYPE
NAME AND FUNCTION
D0–D7
8–13,
16, 17
I/O
Data Bus: Active–High 8-bit bidirectional 3-State data bus. Bit 0 is the LSB and bit 7 is the MSB. All
data, command, and status transfers between the CPU and the Octal UART take place over this bus.
The direction of the transfer is controlled by the WRN and RDN inputs when the CEN input is low.
When the CEN input is High, the data bus is in the 3-State condition.
CEN
18
I
Chip Enable: Active-Low input. When Low, data transfers between the CPU and the Octal UART are
enabled on D0–D7 as controlled by the WRN, RDN and A0–A5 inputs. When CEN is High, the Octal
UART is effectively isolated from the data bus and D0–D7 are placed in the 3-State condition.
WRN
19
I
Write Strobe: Active-Low input. A Low on this pin while CEN is Low causes the contents of the data
bus to be transferred to the register selected by A0–A5. The transfer occurs on the trailing (rising)
edge of the signal.
RDN
22
I
Read Strobe: Active-Low input. A Low on this pin while CEN is Low causes the contents of the
register selected by A0–A5 to be placed on the data bus. The read cycle begins on the leading
(falling) edge of RDN.
A0–A5
23, 25,
27, 29,
31, 32
I
Address Inputs: Active-High address inputs to select the Octal UART registers for read/write
operations.
RESET
15
I
Reset: Master reset. A High on this pin clears the status register (SR), clears the interrupt mask
register (IMR), clears the interrupt status register (ISR), clears the output port configuration register
(OPCR), places the receiver and transmitter in the inactive state causing the TxD output to go to the
marking (High) state, and stops the counter/timer. Clears power-down mode and interrupts. Clears
Test Modes, sets MR pointer to MR1.
INTRAN–
INTRDN
35, 36,
46, 47
O
Interrupt Request: This active-Low open drain output is asserted on occurrence of one or more of
eight maskable interrupting conditions. The CPU can read the interrupt status register to determine
the interrupting condition(s). These pins require a pullup device and may be wire ORed.
X1/CLK
7
I
Crystal 1: Crystal or external clock input. When using the crystal oscillator, this pin serves as the
connection for one side of the crystal. If a crystal is not used, an external clock is supplied at this
input. An external clock (or crystal) is required even if the internal baud rate generator is not utilized.
This clock is used to drive the internal baud rate generator, as an optional input to the timer/counter,
and to provide other clocking signals required by the chip.
X2
6
I
Crystal 2: Connection for other side of crystal. If an external source is used instead of a crystal, this
connection should be left open (see Figure 9).
RxDa–RxDh
3, 56,
83, 57,
79, 58,
75, 59
I
Receiver Serial Data Input: The least significant bit is received first. If external receiver clock is
specified, this input is sampled on the rising edge of the clock. If internal clock is used, the RxD input
is sampled on the rising edge of the RxC1x signal as seen on the MPO pin.
TxDa–TxDh
1, 41,
81, 49,
74, 52,
73, 55
O
Transmitter Serial Data Output: The least significant bit is transmitted first. This output is held in the
marking (High) condition when the transmitter is idle or disabled and when the Octal UART is
operating in local loopback mode. If external transmitter is specified, the data is shifted on the falling
edge of the transmitter clock. If internal clock is used, the TxD output changes on the falling edge of
the TxC1x signal as seen on the MPO pin.
MPOa–MPOh
72, 43,
71, 51,
69, 53,
67, 54
O
Multi-Purpose Output: Each of the four DUARTS has two MPO pins (one per UART). One of the
following eight functions can be selected for this output pin by programming the OPCR (output port
configuration register). Note that reset conditions MPO pins to RTSN.
RTSN – Request to send active-Low output. This output is asserted and negated via the command
register. By appropriate programming of the mode registers, (MR1[7])=1 RTSN can be programmed to
be automatically reset after the character in the transmitter is completely shifted or when the receiver
FIFO and shift register are full. RTSN is an internal signal which normally represents the condition of
the receiver FIFO not full, i.e., the receiver can request more data to be sent. However, it can also be
controlled by the transmitter empty and the commands 8h and 9h written to the CR (command
register).
C/TO – The counter/timer output.
TxC1X – The 1X clock for the transmitter.
TxC16X – The 16X clock for the transmitter.
RxC1X – The 1X clock for the receiver.
RxC16X – The 16X clock for the receiver.
TxRDY – Transmitter holding register empty signal.
RxRDY/FFULL – Receiver FIFO not empty/full signal.
MPI0a–MPI0h
33, 34,
37, 39,
61, 63,
76, 77
I
Multi-Purpose Input 0: This pin (one in each UART) is programmable. Its state can always be read
through the IPCR bit 0, or the IPR bit 0.
CTSN: By programming MR2[4] to a 1, this input controls the clear-to-send function for the
transmitter. It is active low. This pin is provided with a change-of-state detector.
相关PDF资料 |
PDF描述 |
|---|---|
| SC28L92A1B,551 | IC UART DUAL W/FIFO 44PQFP |
| SC16C754BIA68,529 | IC UART QUAD 64BYTE 68PLCC |
| V24B5H150BF2 | CONVERTER MOD DC/DC 5V 150W |
| SCC2698BC1A84,518 | IC UART OCTAL ENHANCED SOT189 |
| SC28L198A1A,518 | IC UART OCTAL SOT189-3 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SCC2698BE1A84-T | 功能描述:UART 接口集成电路 5V INDSTRL UART 8 C RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
| SCC290 | 功能描述:仪表保护和存储 Software, carrying case kit 190 Series RoHS:否 制造商:Fluke |
| SCC298 | 制造商:Fluke Electronics 功能描述:AUTO TROUBLE KIT 190-SERIES-II 制造商:Fluke Electronics 功能描述:AUTOMOTIVE TROUBLESHOOTING KIT 190-SERIES-II |
| SCC3.0 | 制造商:Russell 功能描述: |
| SCC30 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Pressure Sensors |
发布紧急采购，3分钟左右您将得到回复。