- 您现在的位置：买卖IC网 > PDF目录21883 > SFCF4096H2BU4TO-I-MS-517-STD (Swissbit NA Inc)FLASH SLC UDMA/MDMA/PIO 4GB PDF资料下载
参数资料
| 型号： | SFCF4096H2BU4TO-I-MS-517-STD |
| 厂商： | Swissbit NA Inc |
| 文件页数： | 48/102页 |
| 文件大小： | 0K |
| 描述： | FLASH SLC UDMA/MDMA/PIO 4GB |
| 标准包装： | 1 |
| 系列： | C-440 |
| 存储容量： | 4GB |
| 存储器类型： | CompactFlash? |
| 其它名称： | 1052-1093 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页当前第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页
8 Software interface
8.1 CF-ATA Drive Register Set Definition and Protocol
The CompactFlash TM Memory Card can be configured as a high performance I/O device through:
Standard PC-AT disk I/O address spaces
o
o
1F0h-1F7h, 3F6h-3F7h (primary);
170h-177h, 376h-377h (secondary) with IRQ 14 (or other available IRQ).
Any system decoded 16 Byte I/O block using any available IRQ.
Memory space.
Communication to or from the Card is done using the Task File registers which provide all the necessary registers
for control and status information. The PCMCIA interface connects peripherals to the host using four-register
mapping methods. Table 42: I/O Configurations is a detailed description of these methods:
Table 42: I/O Configurations
Standards Configurations
Config Index
0
1
2
3
I/O or Memory
Memory
I/O
I/O
I/O
Address
0h-Fh, 400h-7FFh
xx0h-xxFh
1F0-1F7h, 3F6h-3F7h
170-177h, 376h-377h
Description
Memory Mapped
I/O Mapped 16 Continuous Registers
Primary I/O Mapped
Secondary I/O Mapped
8.2 Memory Mapped Addressing
When the Card registers are accessed via memory references, the registers appear in the common memory space
window: 0-2Kbytes as shown in Table 43: Memory Mapped Decoding . This window accesses the Data Register FIFO.
It does not allow random access to the data buffer within the Card.
Register 0 is accessed with – CE1 and – CE2 Low, as a Word register on the combined Odd and Even Data Bus (D15 to
D0). Address A0 must be low for all word accesses. It can also be accessed with – CE1 Low and – CE2 High, by a pair
of Byte accesses to offset 0. The address space of this Word register overlaps the address space of the Error and
Feature Byte-wide registers at offset 1. When accessed twice as Byte register with – CE1 Low, the first Byte is the
even Byte of the Word and the second is the odd Byte. A Byte access to address 0 with – CE1 High and – CE2 Low
accesses the Error (read) or Feature (write) register.
Registers at offset 8, 9 and D are non-overlapping duplicates of the registers at offset 0 and 1. Register 8 is
equivalent to register 0, while register 9 accesses the odd Byte. Therefore, if the registers are Byte accessed in the
order 9 then 8 the data will be transferred odd Byte then even Byte. Repeated Byte accesses to register 8 or 0 will
access consecutive (even then odd) Bytes from the data buffer. Repeated Word accesses to register 8, 9 or 0 will
access consecutive Words from the data buffer, however repeated Byte accesses to register 9 are not supported.
Repeated alternating Byte accesses to registers 8 then 9 will access consecutive (even then odd) Bytes from the
data buffer.
Accesses to even addresses between 400h and 7FFh access register 8. Accesses to odd addresses between 400h
and 7FFh access register 9. This 1 kByte memory window to the data register is provided so that hosts can perform
memory-to-memory block moves to the data register when the register lies in memory space. Some hosts, such
as the X86 processors, must increment both the source and destination addresses when executing the memory-
to-memory block move instruction. Some PCMCIA socket adapters also have embedded auto incrementing address
logic.
A Word access to address at offset 8 will provide even data on the least significant Byte of the data bus, along
with odd data at offset 9 on the most significant Byte of the data bus.
Swissbit AG
Industriestrasse 4
Swissbit reserves the right to change products or specifications without notice.
Revision: 1.00
CH-9552 Bronschhofen
Switzerland
www.swissbit.com
industrial@swissbit.com
C-440_data_sheet_CF-HxBU_Rev100.doc
Page 48 of 102
相关PDF资料 |
PDF描述 |
|---|---|
| F3M-S1213 | SENSOR COMB 12" WAFER 13 SLOTS |
| MX3AWT-A1-0000-0007B8 | LED XLAMP WARM WHITE 350MA 2PLCC |
| MX3AWT-A1-0000-0007AA | LED XLAMP WARM WHITE 350MA 2PLCC |
| MX3SWT-A1-0000-0008B6 | LED XLAMP MX3S WHITE PLCC |
| MX3SWT-A1-0000-0008B5 | LED XLAMP MX3S WHITE PLCC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SFCF4096H2BU4TO-I-MS-527-STD | 制造商:SWISSBIT NA INC 功能描述:FLASH |
| SFCF4096H4BK2SA-C-QT-553-SMA | 制造商:SWISSBIT NA INC 功能描述:FLASH |
| SFCF4096H4BK2SAIQT553SMA | 制造商:Swissbit 功能描述:Flash Card 4G-Byte 3.3V/5V CompactFlash |
| SFCF4096H4BK2SA-I-QT-553-SMA | 功能描述:FLASH SLC UDMA/MDMA/PIO 4G RoHS:是 类别:存储卡，模块 >> 存储器，PC 卡 系列:C-300 标准包装:30 系列:- 存储容量:8GB 存储器类型:存储卡 - Extreme III SD? |
| SFCF64GBH2BU4TO-C-NU-527-STD | 制造商:SWISSBIT 功能描述:CFC C-440 DENSITY COMMERCIAL - Trays 制造商:SWISSBIT NA INC 功能描述:FLASH |
发布紧急采购，3分钟左右您将得到回复。