- 您现在的位置：买卖IC网 > PDF目录11570 > SI3452C-B01-GM (Silicon Laboratories Inc)IC POE CONTROLLER MIDSPAN 40QFN PDF资料下载
参数资料
| 型号： | SI3452C-B01-GM |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 9/36页 |
| 文件大小： | 0K |
| 描述： | IC POE CONTROLLER MIDSPAN 40QFN |
| 特色产品： | Si3452 Quad High-Voltage Port Controller for PoE and PoE+PSEs |
| 标准包装： | 50 |
| 控制器类型： | 以太网供电控制器（POE） |
| 接口： | I²C |
| 电源电压： | 3 V ~ 3.6 V |
| 电流 - 电源： | 14mA |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 40-VFQFN 裸露焊盘 |
| 供应商设备封装： | 40-QFN（6x6） |
| 包装： | 管件 |
| 配用： | SMARTPSE24-KIT-ND - KIT EVAL REF 24PORT SPI/UART SI3480MS8-KIT-ND - KIT EVAL 8PORT SI3480/52/SI3500 |
| 其它名称： | 336-1834-5 |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
Si3452
Rev. 1.3
17
5. Register Interface
The register types are described in the following sections. Refer to Table 19 on page 20 for a complete map of the
registers.
5.1. Interrupt (Registers 0x00–0x01)
An interrupt (INT pin low) is generated if any bit of the Interrupt register (register 0x00) is true. The Interrupt register
contains the information about which port is generating the interrupt or if the interrupt is due to a global event.
The port interrupt is generated by the port event register masked by the interrupt mask register.
Port event = (tSTART Event AND tSTART mask) OR (tICUT Event AND tICUT mask) OR (Rgood_CLS_event AND
Rgood_CLS_mask) OR (DET_COMPL_EVENT AND DET_COMPL_MASK) OR (PwrGood_change AND
Pwrgood_change_MASK) OR (Penable_event AND Penable_mask)
The device event bit of the interrupt register is set if there is a change in the VEE or temperature status in register
0x1D. Reading 0x1D clears the event.
5.2. Port Event (Registers 0x02–0x05)
This register contains bits that become true if the event has occurred. The registers are Clear On Read (COR) so
that reading these registers will clear the INT pin if the INT pin is being held low due to a port event.
tSTART is an event bit indicating an overload occurred for all but 5 ms of the initial 60 ms start up time.
tICUT is an event bit indicating that an overload condition has existed for greater than 60 ms after the first 60 ms.
tICUT has a 16:1 up/down counter so that, if the overload is present at less than a 6.66% cycle, the port will not
shut down. Overload is defined as I>ICUT or port voltage not within 2 V of VEE. The port is turned off on this
event. A tICUT event is also generated if the port is shutdown due to an overload or due to the protection clamp
turning on. If the port is set to auto mode, it will attempt to re-power after >750 ms if there is a good detection
signature.
Rgood CLS
indicates classification has been completed. Classification is only attempted after an Rgood; so, if
this bit is set, it indicates that detection gave an Rgood and classification is complete.
DET compl
indicates the completion of a detection cycle. Normally, this bit will be masked. The DET complete
bit is used for legacy detection via modified link pulses. If the link pulse is returned indicating a PD is present,
then, normally, a detection is done, and the port is powered only if the result is not a short. In some cases, it
may be desirable to deny power to a port where an overload has been detected until the port is unplugged. In
this case, the Ropen result will be used to indicate the port has been unplugged and detection and classification
can resume.
Disconnect event
indicates a disconnect has occurred. DC power was removed due to the dV/dt disconnect.
Overload conditions or loss of VEE turns off ports but does not generate a disconnect event.
Pgood
indicates the port has been turned on and did not shut down during the Tstart time.
Penable
indicates a port has been turned on.
5.3. Port Status (Registers 0x06–0x09)
These registers specify the port status. They are read-only registers.
Pwr good
indicates that the port has been turned on and the port voltage is within 2 V of VEE.
Pwr Enable
indicates the port has been turned on.
The three class status bits indicate the last classification result for that port. If a classification has not been done or
if the port is shut down with no new classification result, the class status is reported as unknown.
The three detect status bits indicate the last detection result for that port. If a detection has not been done or if the
port is shut down with no new detection result, the detection status is reported as unknown.
相关PDF资料 |
PDF描述 |
|---|---|
| V300C48M75BG | CONVERTER MOD DC/DC 48V 75W |
| W2L1ZC473KAT1S | CAP CER 0.047UF 10V 10% X7R 0508 |
| V300C48M75BF2 | CONVERTER MOD DC/DC 48V 75W |
| VE-213-IX-S | CONVERTER MOD DC/DC 24V 75W |
| VE-21N-IX-S | CONVERTER MOD DC/DC 18.5V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SI3452C-B01-GMR | 功能描述:热插拔功率分布 Quad PoE+ PSE Port Controller RoHS:否 制造商:Texas Instruments 产品:Controllers & Switches 电流限制: 电源电压-最大:7 V 电源电压-最小:- 0.3 V 工作温度范围: 功率耗散: 安装风格:SMD/SMT 封装 / 箱体:MSOP-8 封装:Tube |
| SI3452C-B02-GM | 制造商:Silicon Laboratories Inc 功能描述:QUAD POE+ PSE PORT CONTROLLER (AUTO, ENDPOINT, DV/DT DISCONN - Rail/Tube 制造商:Silicon Laboratories Inc 功能描述:IC POE PSE PORT CTLR QUAD 40QFN |
| SI3452C-B02-GMR | 制造商:Silicon Laboratories Inc 功能描述:QUAD POE+ PSE PORT CONTROLLER (AUTO, ENDPOINT, DV/DT DISCONN - Tape and Reel 制造商:Silicon Laboratories Inc 功能描述:IC POE PSE PORT CTLR QUAD 40QFN |
| Si3452D-B01-GM | 功能描述:热插拔功率分布 Quad PoE+ PSE Port Controller RoHS:否 制造商:Texas Instruments 产品:Controllers & Switches 电流限制: 电源电压-最大:7 V 电源电压-最小:- 0.3 V 工作温度范围: 功率耗散: 安装风格:SMD/SMT 封装 / 箱体:MSOP-8 封装:Tube |
| SI3452D-B01-GMR | 功能描述:热插拔功率分布 Quad PoE+ PSE Port Controller RoHS:否 制造商:Texas Instruments 产品:Controllers & Switches 电流限制: 电源电压-最大:7 V 电源电压-最小:- 0.3 V 工作温度范围: 功率耗散: 安装风格:SMD/SMT 封装 / 箱体:MSOP-8 封装:Tube |
发布紧急采购，3分钟左右您将得到回复。