- 您现在的位置：买卖IC网 > PDF目录2108 > SI51210-A01AFM (Silicon Laboratories Inc)IC CLK GEN FACTORY CONFIG 6TDFN PDF资料下载
参数资料
| 型号： | SI51210-A01AFM |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 9/12页 |
| 文件大小： | 0K |
| 描述： | IC CLK GEN FACTORY CONFIG 6TDFN |
| 标准包装： | 100 |
| 类型： | * |
| PLL： | 带旁路 |
| 输入： | 时钟，晶体 |
| 输出： | CMOS |
| 电路数： | 1 |
| 比率 - 输入:输出： | 1:2 |
| 差分 - 输入:输出： | 无/无 |
| 频率 - 最大： | 200MHz |
| 除法器/乘法器： | 是/无 |
| 电源电压： | 2.375 V ~ 3.63 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 6-WFDFN |
| 供应商设备封装： | 6-TDFN（1.2x1.4） |
| 包装： | 管件 |
Si51210
6
Preliminary Rev. 0.7
2. Design Considerations
2.1. Typical Application Schematic
2.2. Comments and Recommendations
Decoupling Capacitor:
A decoupling capacitor of 0.1 μF must be used between VDD and VSS on pin 1. Place the
capacitor on the component side of the PCB as close to the VDD pin as possible. The PCB trace to the VDD pin
and to the GND via should be kept as short as possible. Do not use vias between the decoupling capacitor and the
VDD pin. In addition, a 10 F capacitor should be placed between VDD and VSS.
Series Termination Resistor
: A series termination resistor is recommended if the distance between the outputs
(SSCLK or REFCLK pins) and the load is over 1 inches. The nominal impedance of the SSCLK output is about
30 . Use a 20 resistor in series with the output to terminate a 50 trace impedance and place a 20 resistor
as close to the SSCLK output as possible.
Crystal and Crystal Load:
Only use a parallel resonant fundamental AT cut crystal. Do not use higher overtone
crystals.
To meet the crystal initial accuracy specification (in ppm) make sure that external crystal load capacitor is
matched to crystal load specification. To determine the value of CL1 and CL2, use the following formula:
C1 = C2 = 2CL – (Cpin + Cp)
Where: CL is load capacitance stated by crystal manufacturer
Cpin is the Si51210 pin capacitance (4 pF).
Cp is the parasitic capacitance of the PCB traces.
Example:
If a crystal with CL = 12 pF specification is used and Cp = 1 pF (parasitic PCB capacitance on PCB), 19
or 20 pF external capacitors from pins XIN (pin 2) and XOUT (Pin 3) to VSS are required. Users must verify Cp
value.
VDD
VSS
XOUT
XIN
FSEL
SSCLK3
VDD
Si51210
0.1F
10F
CL1
CL2
VDD
5K
XIN
XOUT
相关PDF资料 |
PDF描述 |
|---|---|
| SI51211-A01AFM | IC CLK GEN FACTORY CONFIG 8TDFN |
| SI51214-A01AFM | IC CLK GEN FACTORY CONFIG 6TDFN |
| SI51219-A01AFT | IC CLK GEN FACTORY CONFIG 8TSSOP |
| SI5310-C-GM | IC CLOCK MULTIPLIER/REGEN 20-QFN |
| SI5316-B-GM | IC PREC JITTER ATTENUATOR 36QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| Si51210-A01AFMR | 功能描述:时钟发生器及支持产品 6 TDFN micro-Clock fact config clk gen RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| Si51211-A01AFM | 功能描述:时钟发生器及支持产品 8 TDFN microClockgen SL Clock RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| Si51211-A01AFMR | 功能描述:时钟发生器及支持产品 8 TDFN micro-Clock fact config clk gen RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| SI51211-A19AFM | 制造商:Silicon Laboratories Inc 功能描述:8 TDFN MICRO-CLOCK, FACTORY CONFIGURABLE CLOCK GENERATOR - Bulk |
| SI51211-EVB | 功能描述:Si51210, Si51211, Si51214 - Timing, Clock Generator Evaluation Board 制造商:silicon labs 系列:- 零件状态:有效 主要用途:计时，时钟发生器 嵌入式:- 使用的 IC/零件:Si51210，Si51211，Si51214 主要属性:- 辅助属性:- 所含物品:板 标准包装:1 |
发布紧急采购，3分钟左右您将得到回复。