- 您现在的位置：买卖IC网 > PDF目录2108 > SI5321-H-BL (Silicon Laboratories Inc)IC CLOCK MULT SONET/SDH 63-PBGA PDF资料下载
参数资料
| 型号： | SI5321-H-BL |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 13/34页 |
| 文件大小： | 0K |
| 描述： | IC CLOCK MULT SONET/SDH 63-PBGA |
| 标准包装： | 260 |
| 系列： | DSPLL® |
| 类型： | 时钟乘法器 |
| PLL： | 是 |
| 输入： | LVTTL |
| 输出： | CML |
| 电路数： | 1 |
| 比率 - 输入:输出： | 1:1 |
| 差分 - 输入:输出： | 是/是 |
| 频率 - 最大： | 2.8GHz |
| 除法器/乘法器： | 是/是 |
| 电源电压： | 3.135 V ~ 3.465 V |
| 工作温度： | -20°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 63-LBGA |
| 供应商设备封装： | 63-PBGA（9x9） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页
Si5321
20
Rev. 2.5
Once the LOS alarm is asserted, it is held high until the
input clock is validated over a time period designated by
the VALTIME pin. When VALTIME is low, the validation
time period is about 1 ms. When VALTIME is high, the
validation time period is about 100 ms. If another LOS
condition is detected on the input clock during the
validation time (i.e., if another set of 1111 or 0000
samples are detected), the LOS alarm remains asserted
and the validation time starts over. When the LOS alarm
is finally released, the Si5321 exits digital hold mode
and locks to the input clock. The LOS alarm is
automatically set high at power-on and at every low-to-
high transition of the RSTN/CAL pin. In these cases, the
Si5321 undergoes a self-calibration before releasing the
LOS alarm and locking to the input clock.
The Si5321 also provides an output indicating the digital
hold status of the device, DH_ACTV. The Si5321 only
enters the digital hold mode upon the loss of the input
clock. When this occurs, the LOS alarm will also be
active. Therefore, applications that require monitoring of
the status of the Si5321 need only monitor the
CAL_ACTV and either the LOS or DH_ACTV outputs to
know the state of the device.
2.5. Digital Hold of the PLL
When no valid input clock is available, the Si5321
digitally holds the internal oscillator to its last frequency
value. This provides a stable clock to the system until an
input clock is valid again. This clock maintains stable
operation in the presence of constant voltage and
temperature. The frequency accuracy specifications for
digital hold mode are given in Table 4 on page 10.
2.6. Hitless Recovery from Digital Hold
When the Si5321 device is locked to a valid input clock,
a loss of the input clock switches the device to digital
hold mode. When the input clock signal returns, the
device performs a hitless transition from digital hold
mode back to the selected input clock. That is, the
device executes “phase build-out” to absorb the phase
difference between the internal VCO clock operating in
digital hold mode and the new/returned input clock. The
maximum phase step seen at the clock output during
this transition, and the maximum slope of this step, is
specified in Table 4 on page 10.
Asserting the Fixed Delay (FXDDELAY) pin disables
this feature and the output clock phase and frequency
locks with a known phase relationship to the input clock.
Consequently, abrupt phase change on the input clock
propagates through the device and the output slews at
the loop bandwidth until the phase relationship is
restored.
Figure 8. Recovery from Digital Hold
2.7. Reset
The Si5321 provides a Reset/Calibration pin (RSTN/
CAL) that resets the device and disables all of the
device outputs. When the RSTN/CAL pin is driven low,
the internal circuitry enters reset mode and all LVTTL
outputs are forced into a high-impedance state. Also,
the CLKOUT+ and CLKOUT– pins are connected to
VDD25 through 100 Ω on-chip resistors. This feature is
useful for applications that employ redundant clock
sources and for in-circuit test applications. A low-to-high
transition on RSTN/CAL initializes all digital logic to a
known condition and initiates self-calibration of the
DSPLL. At the completion of self-calibration, the DSPLL
begins to lock to the clock input signal.
2.8. PLL Self-Calibration
The Si5321 achieves optimal jitter performance by
using self-calibration circuitry to set the VCO center
frequency and loop gain parameters within the DSPLL.
Internal circuitry generates self calibration automatically
on powerup or after a loss-of-power condition. Self-
calibration also can be manually initiated by a low-to-
high transition on the RSTN/CAL input.
A self-calibration should be initiated after changing the
state of the FEC[2:0] inputs. Whether manually initiated
or automatically initiated at powerup, the self-calibration
process requires the presence of a valid input clock.
If the self-calibration is initiated without a valid input
clock, the device waits for a valid input clock before
executing the self-calibration. The Si5321 does not
provide an output clock while waiting for a valid input
clock or while executing its self-calibration. When the
input clock is validated, the calibration procedure
executes to completion; the device locks to the input
clock, and the output clock turns on. Subsequent losses
of the input clock do not require self-calibration. If the
input clock is lost following self-calibration, the device
enters digital hold mode with the output clock frequency
held to its last value before the LOS condition was
Recovery from digital hold
m
PT
t
PT_MTIE
相关PDF资料 |
PDF描述 |
|---|---|
| SI5322-B-GM | IC PREC CLOCK MULTIPLIER 36QFN |
| SI5323-B-GM | IC MULTIPLIER/ATTENUATOR 36QFN |
| SI5325A-C-GM | IC UP-PROG CLK MULTIPLIER 36-QFN |
| SI5326A-C-GM | IC ANY-RATE MULTI/ATTEN 36-QFN |
| SI5330J-A00223-GM | IC CLK BUFFER TRANSLA 1:8 24-QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| Si5321-H-GL | 功能描述:时钟发生器及支持产品 SONET/SDH Precisn Clock Multiplr RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| SI5321-H-ZL2 | 制造商:Silicon Laboratories Inc 功能描述: |
| Si5321-XLNX-DC | 功能描述:子卡和OEM板 Silabs/Xilinx Ref Design RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
| SI5322 | 制造商:SILABS 制造商全称:SILABS 功能描述:Pin-Controlled 1_710 MHz Jitter Cleaning Clock |
| Si5322/23-EVB | 功能描述:时钟和定时器开发工具 Si5322/Si5323 EVAL BOARD RoHS:否 制造商:Texas Instruments 产品:Evaluation Modules 类型:Clock Conditioners 工具用于评估:LMK04100B 频率:122.8 MHz 工作电源电压:3.3 V |
发布紧急采购，3分钟左右您将得到回复。