- 您现在的位置：买卖IC网 > PDF目录8718 > SL2309ZI-1T (Silicon Laboratories Inc)IC BUFFER 140MHZ 9CH3.3V 16TSSOP PDF资料下载
参数资料
| 型号： | SL2309ZI-1T |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 6/12页 |
| 文件大小： | 0K |
| 描述： | IC BUFFER 140MHZ 9CH3.3V 16TSSOP |
| 标准包装： | 2,500 |
| 系列： | EProClock® |
| 类型： | * |
| PLL： | 带旁路 |
| 输入： | 时钟 |
| 输出： | 时钟 |
| 电路数： | 1 |
| 比率 - 输入:输出： | 1:9 |
| 差分 - 输入:输出： | 无/无 |
| 频率 - 最大： | 140MHz |
| 除法器/乘法器： | 无/无 |
| 电源电压： | 3 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | * |
| 封装/外壳： | * |
| 供应商设备封装： | * |
| 包装： | * |
Rev 1.3, July 31, 2007
Page 3 of 12
SL2309
General Description
The SL2309 is a low skew, low jitter Zero Delay Buffer with
very low operating current.
The product includes an on-chip high performance PLL
that locks into the input reference clock and produces nine
(9) output clock drivers tracking the input reference clock
for systems requiring clock distribution.
In addition to CLKOUT that is used for internal PLL
feedback, there are two (2) banks with four (4) outputs in
each bank, bringing the number of total available output
clocks to nine (9).
Input and Output Frequency Range
The input and output frequency range is the same. But, it
depends on the drive and output load (CL) levels as given in
the below Table 1.
Drive
CL(pF)
Min(MHz)
Max(MHz)
HIGH
15
10
140
HIGH
30
10
100
LOW
15
10
100
LOW
30
10
66
Table 1. Input/Output Frequency Range
If the input clock is DC (GND to VDD) or floating, this is
detected by an input frequency detection circuitry and all
nine (9) clock outputs are forced to Hi-Z. The PLL is
shutdown to save power. In this shutdown state, the
product draws less than 12
μA-max supply current.
In PLL by-pass mode (S2=1 and S1=0), the detection
circuit is disabled and input frequency range is 10 to
100MHz for standard (-1) drive and 10 to 140MHz for high
(-1H) drive.
SpreadThru
Feature
If a Spread Spectrum Clock (SSC) were to be used as an
input clock, the SL2309 is designed to pass the
modulated Spread Spectrum Clock (SSC) signal from its
reference input to the output clocks. The same spread
characteristics at the input are passed through the PLL
and drivers without any degradation in spread percent
(%), spread profile and modulation frequency
Select Input Control (S2, S1)
The SL2309 provides two (2) input select control pins
called S1 (Pin-9) and S2 (Pin-8). This feature enables
users to select various states of output clock banks-A and
bank-B, output source and PLL shutdown features as
shown in the Table 2.
The S1 (Pin-9) and S2 (Pin-
8) inputs include 250 kΩ weak
pull-up resistors to VDD.
PLL Bypass Mode
If the S1 and S2 pins are logic Low(0) and High(1)
respectively, the on-chip PLL is shutdown and bypassed,
and all the nine output clocks; bank
A, bank B and
CLKOUT clocks are driven by directly from the reference
input clock. In this operation mode SL2309 works like a
non-ZDB fanout buffer. In this operation mode the input
power-down detection circuit is disabled and outputs
follow the input clock from DC to rated frequencies based
on drive levels and load specifications.
High and Low-Drive Product Options
The SL2309 is offered with High Drive “-1H” and Standard
Drive “-1” options. These drive options enable the users
to control load levels, frequency range and EMI. Refer to
the switching electrical tables for the details.
Skew and Zero Delay
All outputs should drive the similar load to achieve the
output-to-output skew and input-to-output specifications
given in the switching electrical tables. However, Zero
Delay between input and outputs can be adjusted by
changing the loading at CLKOUT relative to the banks A
and B clocks since CLKOUT is the feedback to the PLL.
Power Supply Range (VDD)
The SL2309 is designed to operate at VDD=3.3V (+/-
10%). An internal on-chip voltage regulator is used to
provide PLL constant power supply of 1.8V, leading to a
consistent and stable PLL electrical performance in terms
of skew, jitter and power dissipation.
SL23EP09
Refer to SL23EP09 for extended frequency operation from
10 to 220MHz and 2.5V to 3.3V power supply operation
range.
相关PDF资料 |
PDF描述 |
|---|---|
| AD5662BRJ-1REEL7 | IC DAC 16BIT BUFF V-OUT SOT23-8 |
| SL2309SI-1HT | IC BUFFER 140MHZ 9CH 3.3V 16SOIC |
| SL23EP09SI-1 | IC BUFFER 220MHZ 9CH 3.3V 16SOIC |
| AD5321BRTZ-REEL7 | IC DAC 12BIT 2WIRE I2C SOT23-6 |
| SL23EP09ZI-1T | IC BUFFER 220MHZ 9CH3.3V 16TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SL231-06-1-281 | 制造商:U.S. TERMINALS 功能描述: |
| SL231-3-1-281 | 制造商:SHUR-LOK 功能描述: |
| SL232K-001 | 功能描述:ADAPTER SGL SRL 250KBPS 2.4GHZ RoHS:是 类别:RF/IF 和 RFID >> RF 接收器、发射器及收发器的成品装置 系列:弹簧扣环 标准包装:5 系列:MultiModem® iCell 功能:收发器，HSPA，调制解调器 调制或协议:GPRS，GSM，EDGE 频率:850MHz，900MHz，1.8GHz，1.9GHz 应用:- 接口:RS-232，USB 灵敏度:- 功率 - 输出:- 数据传输率 - 最大:7.2 Mbps 特点:- 电源电压:9 V ~ 32 V，USB 其它名称:881-1125 |
| SL2334-06A5 | 制造商: 功能描述: 制造商:undefined 功能描述: |
| SL2334-08A3 | 制造商:SHUR-LOK 功能描述: |
发布紧急采购，3分钟左右您将得到回复。