- 您现在的位置：买卖IC网 > PDF目录297406 > SLA24C01-D-3/P (SIEMENS A G) The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each PDF资料下载
参数资料
| 型号： | SLA24C01-D-3/P |
| 厂商： | SIEMENS A G |
| 元件分类： | PROM |
| 英文描述： | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| 中文描述： | 128 X 8 I2C/2-WIRE SERIAL EEPROM, PDIP8 |
| 封装： | PLASTIC, DIP-8 |
| 文件页数： | 11/27页 |
| 文件大小： | 361K |
| 代理商： | SLA24C01-D-3/P |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页
SLx 24C01/02/P
Semiconductor Group
19
1998-07-27
7.1
Protection Bit Handling
The bits of the protection memory can be addressed directly for reading or programming.
A protection bit address corresponds to the lowest address within the respective page
(A3 to A6 or A7, A0 to A2 = zero). The status of each protection bit is sensed internally.
A written state (“0”) prevents programming in the associated page. If an already
protected memory page is accidentally addressed for programming, the programming
procedure is suppressed.
The conventional I
2C-Bus protocol allows data bytes to be read and programmed only.
Therefore an independent instruction sequence for addressing and manipulation of
protection bits is implemented. For protection bit instructions, the command byte CSW
with its preceding START condition followed by the associated control byte has to be
control byte EEA with the bit/page address A0 through A2 always at zero. The second
CSW is required for entering a control byte CTx for protection bit manipulation. The three
control bytes for read, write or erase of a protection bit are listed below (table 3):
Table 3
Control Byte for Protection Bit Manipulation
Address
Name
Definition
Function
b7
b6
b5
b4
b3
b2
b1
b0
CTR
xxx
xx
x0
0
Protection bit read
CTW
xxx
xx
x0
1
Protection bit write
CTE
xxx
xx
x1
1
Protection bit erase
相关PDF资料 |
PDF描述 |
|---|---|
| SLA24C01-D/P | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| SLE24C01-S/P | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| SLE24C02-D/P | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| SLE24C02-S/P | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| SLB1470R | SLIDE SWITCH, SP4T, LATCHED, 0.3A, 30VDC, THROUGH HOLE-RIGHT ANGLE |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SLA24C01-S | 制造商:Siemens 功能描述:128 X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8 |
| SLA24C01-S/P | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:1/2 Kbit 128/256 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus |
| SLA24C01-S-3 | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:1/2 Kbit 128/256 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus |
| SLA24C01-S-3/P | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:1/2 Kbit 128/256 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus |
| SLA24C02-D | 制造商:Siemens 功能描述:256 X 8 I2C/2-WIRE SERIAL EEPROM, PDIP8 |
发布紧急采购，3分钟左右您将得到回复。