- 您现在的位置：买卖IC网 > PDF目录297406 > SLA24C01-D-3/P (SIEMENS A G) The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each PDF资料下载
参数资料
| 型号： | SLA24C01-D-3/P |
| 厂商： | SIEMENS A G |
| 元件分类： | PROM |
| 英文描述： | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| 中文描述： | 128 X 8 I2C/2-WIRE SERIAL EEPROM, PDIP8 |
| 封装： | PLASTIC, DIP-8 |
| 文件页数： | 4/27页 |
| 文件大小： | 361K |
| 代理商： | SLA24C01-D-3/P |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页
SLx 24C01/02/P
Semiconductor Group
12
1998-07-27
5.2
Page Write
Those bytes of the page that have not been addressed are not included in the
programming.
Figure 8
Page Write Sequence
The erase/write cycle is finished latest after 8 ms. Acknowledge polling may be used for
speed enhancement in order to indicate the end of the erase/write cycle (refer to
chapter 5.3 Acknowledge Polling).
Address Setting
Thepagewrite procedureisthe same as thebytewrite
procedure up to the first data byte. In a page write instruction
however, entry of the EEPROM address byte EEA is followed
by a sequence of one to maximum eight data bytes with the
new data to be programmed. These bytes are transferred to
the internal page buffer of the EEPROM.
Transmission of Data
The first entered data byte will be stored according to the
EEPROM address n given by EEA (A0 to A6 or A7). The
internal address counter is incremented automatically after the
entered data byte has been acknowledged. The next data byte
is then stored at the next higher EEPROM address. EEPROM
addresses within the same page have common page address
bits A2 through A6 or A7. Only the respective three least
significant address bits A0 through A2 are incremented, as all
data bytes to be programmed simultaneously have to be
within the same page.
Programming Cycle
The master stops data entry by applying a STOP condition,
which also starts the internally timed erase/write cycle. In the
first step, all selected bytes are erased to “1”. With the next
internal step, the addressed bytes are written according to the
contents of the page buffer.
Command Byte
CSW
S
P
C
K
A
S
T
A
R
T
P
O
S
EEPROM Address
EEA n
Data Byte n
Data Byte n+1
Data Byte n+7
Bus Activity
Master
SDA Line
Bus Activity
EEPROM
IED02280
0
C
K
A
C
K
A
C
K
A
C
K
A
相关PDF资料 |
PDF描述 |
|---|---|
| SLA24C01-D/P | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| SLE24C01-S/P | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| SLE24C02-D/P | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| SLE24C02-S/P | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| SLB1470R | SLIDE SWITCH, SP4T, LATCHED, 0.3A, 30VDC, THROUGH HOLE-RIGHT ANGLE |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SLA24C01-S | 制造商:Siemens 功能描述:128 X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8 |
| SLA24C01-S/P | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:1/2 Kbit 128/256 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus |
| SLA24C01-S-3 | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:1/2 Kbit 128/256 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus |
| SLA24C01-S-3/P | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:1/2 Kbit 128/256 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus |
| SLA24C02-D | 制造商:Siemens 功能描述:256 X 8 I2C/2-WIRE SERIAL EEPROM, PDIP8 |
发布紧急采购，3分钟左右您将得到回复。