- 您现在的位置：买卖IC网 > PDF目录297406 > SLA24C01-D-3/P (SIEMENS A G) The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each PDF资料下载
参数资料
| 型号： | SLA24C01-D-3/P |
| 厂商： | SIEMENS A G |
| 元件分类： | PROM |
| 英文描述： | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| 中文描述： | 128 X 8 I2C/2-WIRE SERIAL EEPROM, PDIP8 |
| 封装： | PLASTIC, DIP-8 |
| 文件页数： | 7/27页 |
| 文件大小： | 361K |
| 代理商： | SLA24C01-D-3/P |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页
SLx 24C01/02/P
Semiconductor Group
15
1998-07-27
6
Read Operations
Reading of the EEPROM data is initiated by the Master with the command byte CSR.
6.1
Random Read
Random read operations allow the master to access any memory location.
Figure 11
Random Read
Address Setting
The master generates a START condition followed by the
command byte CSW. The receipt of the CSW-byte is
acknowledged by the EEPROM with a low on the SDA line.
Now the master transmits the EEPROM address (EEA) to the
EEPROM and the internal address counter is loaded with the
desired address.
Transmission of CSR
After the acknowledge for the EEPROM address is received,
the master generates a START condition, which terminates
the initiated write operation. Then the master transmits the
command byte CSR for read, which is acknowledged by the
EEPROM.
Transmission of
EEPROM Data
During the next eight clock pulses the EEPROM transmits the
data byte and increments the internal address counter.
STOP Condition from
Master
During the following clock cycle the masters releases the bus
and then transmits the STOP condition.
Command Byte
CSW
S
P
A
C
K
C
K
A
S
T
A
R
T
P
O
S
EEPROM Address
EEA n
Bus Activity
Master
SDA Line
Bus Activity
EEPROM
IED02133
C
K
A
Data Byte
1
0
S
T
R
A
T
S
CSR
Command Byte
相关PDF资料 |
PDF描述 |
|---|---|
| SLA24C01-D/P | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| SLE24C01-S/P | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| SLE24C02-D/P | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| SLE24C02-S/P | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| SLB1470R | SLIDE SWITCH, SP4T, LATCHED, 0.3A, 30VDC, THROUGH HOLE-RIGHT ANGLE |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SLA24C01-S | 制造商:Siemens 功能描述:128 X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8 |
| SLA24C01-S/P | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:1/2 Kbit 128/256 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus |
| SLA24C01-S-3 | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:1/2 Kbit 128/256 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus |
| SLA24C01-S-3/P | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:1/2 Kbit 128/256 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus |
| SLA24C02-D | 制造商:Siemens 功能描述:256 X 8 I2C/2-WIRE SERIAL EEPROM, PDIP8 |
发布紧急采购，3分钟左右您将得到回复。