- 您现在的位置：买卖IC网 > PDF目录98083 > SM320C6701GLPW16 (TEXAS INSTRUMENTS INC) 32-BIT, 167 MHz, OTHER DSP, CBGA429 PDF资料下载
参数资料
| 型号： | SM320C6701GLPW16 |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 数字信号处理 |
| 英文描述： | 32-BIT, 167 MHz, OTHER DSP, CBGA429 |
| 封装： | CERAMIC, BGA-429 |
| 文件页数： | 38/62页 |
| 文件大小： | 873K |
| 代理商： | SM320C6701GLPW16 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页当前第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页
SMJ320C6701
FLOATINGPOINT DIGITAL SIGNAL PROCESSOR
SGUS030A – APRIL 2000 – REVISED APRIL 2001
43
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
RESET TIMING
timing requirements for reset (see Figure 25)
NO.
’C6701-14
’C6701-16
UNIT
NO.
MIN
MAX
UNIT
1
tw(RESET)
Width of the RESET pulse (PLL stable)
*10
CLKOUT1
cycles
1
tw(RESET)
Width of the RESET pulse (PLL needs to sync up)
*250
s
This parameter applies to CLKMODE x1 when CLKIN is stable and applies to CLKMODE x4 when CLKIN and PLL are stable.
*This parameter is not tested.
This parameter only applies to CLKMODE x4. The RESET signal is not connected internally to the clock PLL circuit. The PLL, however, may
need up to 250
s to stabilize following device powerup or after PLL configuration has been changed. During that time, RESET must be asserted
to ensure proper device operation. See the clock PLL section for PLL lock times.
switching characteristics during reset§ (see Figure 25)
NO.
PARAMETER
’C6701-14
’C6701-16
UNIT
NO.
PARAMETER
MIN
MAX
UNIT
2
tR(RESET)
Response time to change of value in RESET signal
*1
CLKOUT1
cycles
3
td(CKO1H-CKO2IV)
Delay time, CLKOUT1 high to CLKOUT2 invalid
*–1
ns
4
td(CKO1H-CKO2V)
Delay time, CLKOUT1 high to CLKOUT2 valid
*10
ns
5
td(CKO1H-SDCLKIV)
Delay time, CLKOUT1 high to SDCLK invalid
*–1
ns
6
td(CKO1H-SDCLKV)
Delay time, CLKOUT1 high to SDCLK valid
*10
ns
7
td(CKO1H-SSCKIV)
Delay time, CLKOUT1 high to SSCLK invalid
*–1
ns
8
td(CKO1H-SSCKV)
Delay time, CLKOUT1 high to SSCLK valid
*10
ns
9
td(CKO1H-LOWIV)
Delay time, CLKOUT1 high to low group invalid
*–1
ns
10
td(CKO1H-LOWV)
Delay time, CLKOUT1 high to low group valid
*10
ns
11
td(CKO1H-HIGHIV)
Delay time, CLKOUT1 high to high group invalid
*–1
ns
12
td(CKO1H-HIGHV)
Delay time, CLKOUT1 high to high group valid
*10
ns
13
td(CKO1H-ZHZ)
Delay time, CLKOUT1 high to Z group high impedance
*–1
ns
14
td(CKO1H-ZV)
Delay time, CLKOUT1 high to Z group valid
*10
ns
§ Low group consists of:
IACK, INUM[3:0], DMAC[3:0], PD, TOUT0, and TOUT1.
High group consists of:
HRDY and HINT.
Z group consists of:
EA[21:2], ED[31:0], CE[3:0], BE[3:0], ARE, AWE, AOE, SSADS, SSOE, SSWE, SDA10, SDRAS, SDCAS,
SDWE, HD[15:0], CLKX0, CLKX1, FSX0, FSX1, DX0, DX1, CLKR0, CLKR1, FSR0, and FSR1.
*This parameter is not tested.
相关PDF资料 |
PDF描述 |
|---|---|
| SM320C6701GLPS14 | 32-BIT, 140 MHz, OTHER DSP, CBGA429 |
| SM320C80GFM40 | 64-BIT, 80 MHz, OTHER DSP, CPGA305 |
| SM320F2812HFGM | 16-BIT, 150 MHz, OTHER DSP, CQFP172 |
| SM320MCM41DHFHM40 | 32-BIT, 40 MHz, OTHER DSP, CQFP352 |
| SM320MCM42CHFNM40 | 32-BIT, 40 MHz, OTHER DSP, CQFP408 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SM320C6701S14 | 制造商:TI 制造商全称:Texas Instruments 功能描述:FLOATING-POINT DIGITAL SIGNAL PROCESSOR |
| SM320C6701S16 | 制造商:TI 制造商全称:Texas Instruments 功能描述:FLOATING-POINT DIGITAL SIGNAL PROCESSOR |
| SM320C6701W14 | 制造商:TI 制造商全称:Texas Instruments 功能描述:FLOATING-POINT DIGITAL SIGNAL PROCESSOR |
| SM320C6701W16 | 制造商:TI 制造商全称:Texas Instruments 功能描述:FLOATING-POINT DIGITAL SIGNAL PROCESSOR |
| SM320C6701ZMBW14 | 功能描述:数字信号处理器和控制器 - DSP, DSC Floating Point Dig Signal Proc Military RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。