![](http://datasheet.mmic.net.cn/140000/SM561BZ_datasheet_4959102/SM561BZ_6.png)
Spread Spectrum Clock Generator
CYPRESS SEMICONDUCTOR CORPORATION 525 Los Coches St.
Document#: 38-07021 Rev. **
05/04/2001
MILPITAS, CA 95035 TEL: 408-263-6300, FAX 408-263-6571
Page 6 of 10
http://www.cypress.com
APPROVED PRODUCT
SM561
SSCG Theory of Operation
The SM561 is a Phase Lock Loop (PLL) type clock generator using a proprietary Cypress design.
By precisely
controlling the bandwidth of the output clock, the SM561 becomes a Low EMI clock generator. The theory and
detailed operation of the SM561 will be discussed in the following sections.
EMI
All digital clocks generate unwanted energy in their harmonics. Conventional digital clocks are square waves with
a duty cycle that is very close to 50 %. Because of this 50/50-duty cycle, digital clocks generate most of their
harmonic energy in the odd harmonics, i.e.; 3
rd, 5th, 7th etc. It is possible to reduce the amount of energy
contained in the fundamental and odd harmonics by increasing the bandwidth of the fundamental clock frequency.
Conventional digital clocks have a very high Q factor, which means that all of the energy at that frequency is
concentrated in a very narrow bandwidth, consequently, higher energy peaks.
Regulatory agencies test
electronic equipment by the amount of peak energy radiated from the equipment. By reducing the peak energy at
the fundamental and harmonic frequencies, the equipment under test is able to satisfy agency requirements for
Electro-Magnetic Interference (EMI). Conventional methods of reducing EMI have been to use shielding, filtering,
multi-layer PCB’s etc. The SM561 uses the approach of reducing the peak energy in the clock by increasing the
clock bandwidth, and lowering the Q.
SSCG
SSCG uses a patented technology of modulating the clock over a very narrow bandwidth and controlled rate of
change, both peak and cycle to cycle. The SM561 takes a narrow band digital reference clock in the range of 27 -
108 MHz and produces a clock that sweeps between a controlled start and stop frequency and precise rate of
change. To understand what happens to a clock when SSCG is applied, consider a 65 MHz clock with a 50 %
duty cycle. From a 65 MHz clock we know the following;
Clock Frequency = fc = 65 MHz.
Clock Period = Tc = 1/65 MHz = 15.4 ns.
If this clock is applied to the Xin/CLK pin of the SM561, the output clock at pin 4 (SSCLK) will be sweeping back
and forth between two frequencies. These two frequencies, F1 and F2, are used to calculate to total amount of
spread or bandwidth applied to the reference clock at pin 1. As the clock is making the transition from f1 to f2, the
amount of time and sweep waveform play a very important role in the amount of EMI reduction realized from an
SSCG clock.
The modulation domain analyzer is used to visualize the sweep waveform and sweep period. Figure 3 shows the
modulation profile of a 65 MHz SSCG clock. Notice that the actual sweep waveform is not a simple sine or
sawtooth waveform. Figure 4 is a scan of the same SSCG clock using a spectrum analyzer. In this scan you can
see a 6.48 dB reduction in the peak RF energy when using the SSCG clock.
Tc = 15.4 ns
50 %