- 您现在的位置：买卖IC网 > PDF目录374821 > SM8521 (Sharp Corporation) 1 watt dc-dc converters PDF资料下载
参数资料
| 型号： | SM8521 |
| 厂商： | Sharp Corporation |
| 元件分类： | DC/DC变换器 |
| 英文描述： | 1 watt dc-dc converters |
| 中文描述： | 1瓦的DC - DC转换器 |
| 文件页数： | 48/56页 |
| 文件大小： | 267K |
| 代理商： | SM8521 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页当前第48页第49页第50页第51页第52页第53页第54页第55页第56页
SM8521
UART Transmit Data Register (URTT)
Transmit data register URTT is an 8-bit write only
register which stores the UART transmit data.
When the transmission operation starts, the content
of this register LSB first is output from P7
1
/TxD pin.
UART Receive Data Register (URTR)
Receive data register URTR is an 8-bit read only
register which stores the UART receive data.
When the receive operation starts, the receive data
LSB first will be moved into the receive data shift
register from P7
0
/RxD pin. Once the receive
operation is complete, the content of the receive
data shift register is loaded into this receive data
register URTR (duplex buffer).
UART Status Register (URTS)
Status register (URTS) is an 8-bit read only register
containing the flags of the UART interface transmit/
receive status.
Bit 7
0
Bits 7 to 6 : Set ‘0’
Bit 5 : Receiver busy bit (RBSY)
BIT
0
UART receiver is other than the following.
1
UART receiver processing incoming data.
Bit 4 : Overrun error bit (OR)
BIT
Clear condition
(1) While reading the status register URTS
(2) Hardware reset
Set condition
(1) While overrun error occurs (the next
receive is complete under the bit RDRF
=
‘
1
’
. ) at receive data
Bit 3 : Frame error bit (FE)
BIT
Clear condition
(1) While reading the status register URTS
(2) Hardware reset
Set condition
(1) While frame error occurs (stop bit =
‘
0’
is detected.) at receive data.
Bit 2 : Parity error bit (PE)
BIT
Clear condition
(1) While reading the status register URTS
(2) Hardware reset
Set condition
(1) Parity error occurs at receive data
Bit 1 : Transmit data register empty bit (TDRE)
BIT
Clear condition
(1) While writing to transmit data register
URTT
Set condition
(1) While having finished transmitting
operation.
(2) Hardware reset
Bit 0 : Receiver data register full bit (RDRF)
BIT
Clear condition
(1) While reading from receive data register
URTR
(2) Hardware reset
Set condition
(1) While receive data is transferring to
receive data register URTR from receive
data shift register.
-
-
RBSY OR
FE
PE
TDRE TDRF
CONTENT
CONTENT
0
1
CONTENT
0
1
CONTENT
0
1
CONTENT
0
1
CONTENT
0
1
- 48 -
相关PDF资料 |
PDF描述 |
|---|---|
| SM8G45 | AC POWER CONTROL APPLICATIONS |
| SM8G45A | AC POWER CONTROL APPLICATIONS |
| SM8J45 | AC POWER CONTROL APPLICATIONS |
| SM8J45A | AC POWER CONTROL APPLICATIONS |
| SM8GZ47 | AC POWER CONTROL APPLICATIONS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SM8530B | 制造商:NPC 制造商全称:Nippon Precision Circuits Inc 功能描述:Standard Bus Interface Decoder |
| SM8577B | 制造商:NPC 制造商全称:Nippon Precision Circuits Inc 功能描述:Real-time Clock IC |
| SM8577BS | 制造商:NPC 制造商全称:Nippon Precision Circuits Inc 功能描述:Real-time Clock IC |
| SM8578 | 制造商:NPC 制造商全称:Nippon Precision Circuits Inc 功能描述:Real-time Clock IC |
| SM8578BV | 制造商:NPC 制造商全称:Nippon Precision Circuits Inc 功能描述:Real-time Clock IC |
发布紧急采购，3分钟左右您将得到回复。