- 您现在的位置：买卖IC网 > PDF目录98083 > SMJ320C26FJ (TEXAS INSTRUMENTS INC) 16-BIT, 40 MHz, OTHER DSP, CQCC68 PDF资料下载
参数资料
| 型号： | SMJ320C26FJ |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 数字信号处理 |
| 英文描述： | 16-BIT, 40 MHz, OTHER DSP, CQCC68 |
| 封装： | CERAMIC, LCC-68 |
| 文件页数： | 3/40页 |
| 文件大小： | 577K |
| 代理商： | SMJ320C26FJ |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
SMJ320C26
DIGITAL SIGNAL PROCESSOR
SGUS 016A – AUGUST 1990 – REVISED AUGUST 2001
11
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
interrupts and subroutines
The SMJ320C26 has three external maskable user interrupts INT2–INT0, available for external devices that
interrupt the processor. Internal interrupts are generated by the serial port (RINT and XINT), by the timer (TINT),
and by the software interrupt (TRAP) instruction. Interrupts are prioritized with reset (RS) having the highest
priority and the serial port transmit interrupt (XINT) having the lowest priority. All interrupt locations are on
two-words boundaries so that branch instructions can be accommodated in those locations if desired.
A built in mechanism protects multicycle instructions from interrupts. If an interrupt occurs during a multicycle
instruction, the interrupt is not processed until the instruction is completed. This mechanism applies both to
instructions that are repeated or become multicycle due to the READY signal.
external interface
The SMJ320C26 supports a wide range of system interfacing requirements. Program, data, and I/O address
spaces provide interface to memory and I/O, thus maximizing system throughput. I/O design is simplified by
having I/O treated the same way as memory. I/O devices are mapped into the I/O address space using the
processor’s external address and data busses in the same manner as memory-mapped devices. Interface to
memory and I/O devices of varying speeds is accomplished by using the READY line. When transactions are
made with slower devices, the SMJ320C26 processor waits until the other device completes its function and
signals the processor via the READY line, the SMJ320C26 then continues execution.
A serial port provides communication with serial devices, such as codecs, serial A/D converters, and other serial
systems. The interface signals are compatible with codecs and many other serial devices with a minimum of
external hardware. The serial port may also be used for intercommunication between processors in
multiprocessing applications.
The serial port has two memory mapped registers; the data transmit register (DXR) and the data receive register
(DRR). Both registers operate in either the byte mode or 16-bit word mode, and may be accessed in the same
manner as any other data memory location. Each register has an external clock, a framing signal, and
associated shift registers. One method of multiprocessing may be implemented by programming one device
to transmit while the others are in the receive mode.
multiprocessing
The flexibility of the SMJ320C26 allows configurations to satisfy a wide range of system requirements. The
SMJ320C26 can be used as follows:
D A standalone processor.
D A multiprocessor with devices in parallel.
D A multiprocessor with global memory space.
D A peripheral processor interfaced via processor controlled signals to another device.
For multiprocessing applications, the SMJ320C26 has the capability of allocating global data memory space
and communicating with that space via the BR (bus request) and READY control signals. Global memory is data
memory shared by more than one processor. Global data memory access must be arbitrated. The 8-bit memory
mapped GREG (global memory allocation register) specifies part of the SMJ320C26’s data memory as global
external memory. The contents of the register determine the size of the global memory space. If the current
instruction addresses a location within that space, BR is asserted to request control of the data bus. The length
of the memory cycle is controlled by the READY line.
The SMJ320C26 supports DMA (direct memory access) to its external program/data memory using the HOLD
and HOLDA signals. Another processor can take complete control of the SMJ320C26’s external memory by
asserting HOLD low. This causes the SMJ320C26 to place its address, data, and control lines in a high
impedance state, and assert HOLDA.
相关PDF资料 |
PDF描述 |
|---|---|
| SMJ320C31KGDM40B | 32-BIT, 40 MHz, OTHER DSP, UUC132 |
| SMJ320C40KGDS50C | 32-BIT, 50 MHz, OTHER DSP, UUC325 |
| SMJ320C40TABM40/10 | 32-BIT, 40 MHz, OTHER DSP, UUC325 |
| SM320C40TABS60/10 | 32-BIT, 60 MHz, OTHER DSP, UUC325 |
| SMJ320C6201BGLPW20 | 32-BIT, 200 MHz, OTHER DSP, CBGA429 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SMJ320C30 | 制造商:TI 制造商全称:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSOR |
| SMJ320C30-40 | 制造商:TI 制造商全称:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSOR |
| SMJ320C30-50 | 制造商:TI 制造商全称:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSOR |
| SMJ320C30GB | 制造商:TI 制造商全称:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSOR |
| SMJ320C30GBM40 | 功能描述:数字信号处理器和控制器 - DSP, DSC Digital Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。