- 您现在的位置：买卖IC网 > PDF目录98083 > SMJ320C40TABM40/10 (TEXAS INSTRUMENTS INC) 32-BIT, 40 MHz, OTHER DSP, UUC325 PDF资料下载
参数资料
| 型号： | SMJ320C40TABM40/10 |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 数字信号处理 |
| 英文描述： | 32-BIT, 40 MHz, OTHER DSP, UUC325 |
| 封装： | TAB-325 |
| 文件页数： | 28/64页 |
| 文件大小： | 1155K |
| 代理商： | SMJ320C40TABM40/10 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页当前第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页
SMJ320C40, TMP320C40
DIGITAL SIGNAL PROCESSORS
SGUS017H OCTOBER 1993 REVISED OCTOBER 2001
34
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
PARAMETER MEASUREMENT INFORMATION
signal transition levels
TTL-level outputs are driven to a minimum logic-high level of 2.4 V and to a maximum logic-low level of 0.6 V.
Output transition times are specified as follows:
For a high-to-low transition on a TTL-compatible output signal, the level at which the output is said to be no
longer high is 2 V, and the level at which the output is said to be low is 1 V. For a low-to-high transition, the level
at which the output is said to be no longer low is 1 V, and the level at which the output is said to be high is 2 V.
See Figure 6.
0.6 V
1 V
2 V
2.4 V
Figure 6. TTL-Level Outputs
Transition times for TTL-compatible inputs are specified as follows:
For a high-to-low transition on an input signal, the level at which the input is said to be no longer high is 2 V, and
the level at which the input is said to be low is 0.8 V. For a low-to-high transition on an input signal, the level at
which the input is said to be no longer low is 0.8 V, and the level at which the input is said to be high is 2 V. See
Figure 7.
2 V
0.8 V
2.4 V
0.4 V
Exceptions:
X2
CLKIN
VIH = 3.12 V and CSTRBx, CRDYx, CREQx and CACKx VIH = 2.64 V.
Figure 7. TTL-Level Inputs
Timing measurements, excluding TR, TF, and T disable (output going to high impedance or an I/O output
becoming an input), are referenced from an input trip point of 1.5 V to an output trip point of 2 V. Timing
measurements from H1 and H3 are referenced from 2 V on the rising or falling edges. TR and TF times are
referenced from 20% below VOH minimum to 20% above VOL maximum. T disable times are referenced from
an input trip point of 1.5 V to 0.1 V below VOH (TPHZ) or above VOL (TPLZ). The IOL and IOH load current can
be increased to reduce the RC time constant during TPHZ and TPLZ testing.
相关PDF资料 |
PDF描述 |
|---|---|
| SM320C40TABS60/10 | 32-BIT, 60 MHz, OTHER DSP, UUC325 |
| SMJ320C6201BGLPW20 | 32-BIT, 200 MHz, OTHER DSP, CBGA429 |
| SM320C6201BGLPW20 | 32-BIT, 200 MHz, OTHER DSP, CBGA429 |
| SMJ320C6414DGADW60 | 64-BIT, 75 MHz, OTHER DSP, CPGA570 |
| SM320C6414DGADW60 | 64-BIT, 75 MHz, OTHER DSP, CPGA570 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SMJ320C40TABM50 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-Bit Digital Signal Processor |
| SMJ320C40TABM50/10 | 制造商:TI 制造商全称:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS |
| SMJ320C40TABS60 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-Bit Digital Signal Processor |
| SMJ320C40TABS60/10 | 制造商:TI 制造商全称:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS |
| SMJ320C40TBBM40 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-Bit Digital Signal Processor |
发布紧急采购，3分钟左右您将得到回复。