- 您现在的位置：买卖IC网 > PDF目录98083 > SMJ320C40TABM40/10 (TEXAS INSTRUMENTS INC) 32-BIT, 40 MHz, OTHER DSP, UUC325 PDF资料下载
参数资料
| 型号： | SMJ320C40TABM40/10 |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 数字信号处理 |
| 英文描述： | 32-BIT, 40 MHz, OTHER DSP, UUC325 |
| 封装： | TAB-325 |
| 文件页数： | 46/64页 |
| 文件大小： | 1155K |
| 代理商： | SMJ320C40TABM40/10 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页当前第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页
SMJ320C40, TMP320C40
DIGITAL SIGNAL PROCESSORS
SGUS017H OCTOBER 1993 REVISED OCTOBER 2001
50
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
communication-port word-transfer cycle timing [P =tc(H)] (see Note 11 and Figure 23)
NO.
’320C40-40
’320C40-50
’320C40-60
UNIT
MIN
MAX
1
tc(WORD)
Cycle time, word transfer (4 bytes = 1 word)
1.5P + 7
2.5P + 17
ns
2
td(CRDYL-CSL)W*
Delay time, CRDYx low to CSTRBx low between back-to-back write cycles
1.5P + 7
2.5P + 28
ns
For these timing values, it is assumed that the SMJ320C40 that is to receive data is ready to receive data.
tc(WORD) max = 2.5P + 28 ns + 4() + 3( + + ), where boxed numbers refer to the max values for corresponding parameters in the
communication-port byte timing table on the next page (for example,
means the value under max for parameter 6 in the table a value of
10 ns). This timing assumes that two ’C40s are connected.
* On products compliant to MIL-PRF-38535, this parameter is not production tested.
NOTE 11: These timings apply only to two communicating ’C4xs. When a non-’C4x device communicates with a ’C40, timings can be longer. No
restriction exists in this case on how slow the transfer could be except when using early silicon (’C40 P6 1.x or 2.x). See the CSTRB
width restriction in Section 8.9.1 of the TMS320C4x User’s Guide (literature number SPRU063).
CREQx
CACKx
CSTRBx
CxD7CxD0
CRDYx
1
2
Undef.
B0
B1
B2
B3
B0 (see Note B)
= when signal is an input (clear = when signal is an output)
NOTES: A. For correct operation during token exchange, the two communicating SMJ320C40s must have CLKIN frequencies within a factor
of 2 of each other (in other words, at most, one of the SMJ320C40s can be twice as fast as the other).
B. Begins byte 0 of the next word
Figure 23. Communication-Port Word-Transfer-Cycle Timing [P = tc(H)]
相关PDF资料 |
PDF描述 |
|---|---|
| SM320C40TABS60/10 | 32-BIT, 60 MHz, OTHER DSP, UUC325 |
| SMJ320C6201BGLPW20 | 32-BIT, 200 MHz, OTHER DSP, CBGA429 |
| SM320C6201BGLPW20 | 32-BIT, 200 MHz, OTHER DSP, CBGA429 |
| SMJ320C6414DGADW60 | 64-BIT, 75 MHz, OTHER DSP, CPGA570 |
| SM320C6414DGADW60 | 64-BIT, 75 MHz, OTHER DSP, CPGA570 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SMJ320C40TABM50 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-Bit Digital Signal Processor |
| SMJ320C40TABM50/10 | 制造商:TI 制造商全称:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS |
| SMJ320C40TABS60 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-Bit Digital Signal Processor |
| SMJ320C40TABS60/10 | 制造商:TI 制造商全称:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS |
| SMJ320C40TBBM40 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-Bit Digital Signal Processor |
发布紧急采购，3分钟左右您将得到回复。