- 您现在的位置：买卖IC网 > PDF目录193594 > SP674AA 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, CDIP28 PDF资料下载
参数资料
| 型号： | SP674AA |
| 元件分类： | ADC |
| 英文描述： | 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, CDIP28 |
| 封装： | 0.600 INCH, CERDIP-28 |
| 文件页数： | 10/14页 |
| 文件大小： | 204K |
| 代理商： | SP674AA |
7
FEATURES…
The HS574A/SP674A feature standard bipolar
and unipolar input ranges of 10V and 20V. Input
ranges are controlled by a bipolar offset pin and
laser-trimmed for specified linearity, gain and
offset accuracy. Power requirements are +5V
and +12V to +15V with a maximum dissipation
of 150mW at the specified voltages. Conversion
times of 8
s, 10s, 15s and 25s are available,
as are units with 10, 25 or 50ppm/
°Ctemperature
coefficients for flexible matching to specific
application requirements.
The HS574A/SP674A are available in six prod-
uct grades for each conversion time. The –J, –K
and –L models are specified over 0C to + 70C
commercial temperature range; the –S, –T and –
U models are specified over the –55C to +125C
military temperature range. Processing in accor-
dance with MIL–STD–883C is also available.
The HS574A/SP674A are packaged in a 28–pin
CerDIP. Please consult the factory for other
packaging options.
the LSB at the beginning of the conversion cycle
to provide an output voltage from the CDAC that
is equal to the input signal voltage (which is
divided by the input voltage divider network).
The comparator determines whether the addition
of each successively–weighted bit voltage causes
the CDAC output voltage summation to be greater
or less than the input voltage; if the sum is less,
the bit is left on; if more, the bit is turned off.
After testing all the bits, the SAR contains a 12–
bit binary code which accurately represents the
input signal to within
±1
2 LSB.
The internal reference provides the voltage refer-
ence to the CDAC with excellent stability over
temperature and time. The reference is trimmed
to 10.00 Volts
±1% and can supply up to 2mA to
an external load in addition to that required to
drive the reference input resistor (1mA) and
offset resistor (1mA) when operating with
±15V
supplies. If the HS574A/SP674A is used with
±12V supplies, or if external current must be
supplied over the full temperature range, an
external buffer amplifier is recommended. Any
external load on the HS574A/SP674A reference
must remain constant during conversion.
The sample and hold is a default function by
virtue of the CDAC architecture. Therefore the
majority of the S/H specifications are included
within the A/D specifications.
Sample–and–Hold Function
Although there is no sample-and-hold circuit in
the classical sense, the sampling nature of the
capacitive DAC makes the HS574A/SP674A
appear to have a built in sample and hold. This
sample and hold action substantially increases
the usefulness of the HS574A/SP674A over that
of similar competing devices.
Note that even though the user may use an
external sample and hold for very high fre-
quency inputs, the internal sample and hold still
provides a very useful isolation function. Once
the internal sample is taken by the CDAC capaci-
tance, the input of the HS574A/SP674A is dis-
connected from the input. This prevents tran-
sients occurring during conversion from being
inflicted upon the attached buffer. All other 574/
674 circuits will cause a transient load current on
CIRCUIT OPERATION…
The HS574A/SP674A are complete 12–bit ana-
log-to-digital converters with integral voltage
reference, comparator, successive–approxima-
tion register (SAR), sample–and–hold, clock,
output buffers and control circuitry. The high
level of integration of the HS574A/SP674A
means they require few external components.
When the control section of the HS574A/SP674A
initiates a conversion command, the clock is
enabled and the successive–approximation reg-
ister is reset to all zeros. Once the conversion
cycle begins, it can not be stopped or re–started
and data is not available from the output buffers.
The SAR, timed by the clock, sequences through
the conversion cycle and returns an end–of–
convert flag to the control section of the ADC.
The clock is then disabled by the control section,
the output status goes low, and the control sec-
tion is enabled to allow the data to be read by
external command.
The internal HS574A/SP674A 12–bit CDAC is
sequenced by the SAR starting from the MSB to
相关PDF资料 |
PDF描述 |
|---|---|
| SP674AB | 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, CDIP28 |
| SP674AK | 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, CDIP28 |
| SP674AL | 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, CDIP28 |
| SP674AS | 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, CDIP28 |
| SP674AT/883 | 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, CDIP28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SP674AB | 制造商:SIPEX 制造商全称:Sipex Corporation 功能描述:12-Bit Sampling A/D Converters |
| SP674AC | 制造商:SIPEX 制造商全称:Sipex Corporation 功能描述:12-bit Sampling A/D Converters |
| SP674AJ | 制造商:SIPEX 制造商全称:Sipex Corporation 功能描述:12-bit Sampling A/D Converters |
| SP674AK | 制造商:SIPEX 制造商全称:Sipex Corporation 功能描述:12-bit Sampling A/D Converters |
| SP674AL | 制造商:SIPEX 制造商全称:Sipex Corporation 功能描述:12-bit Sampling A/D Converters |
发布紧急采购，3分钟左右您将得到回复。