参数资料
型号: SPC5200CVR400R2
厂商: Freescale Semiconductor
文件页数: 9/72页
文件大小: 0K
描述: IC MPU 32BIT 400MHZ 272-PBGA
标准包装: 500
系列: MPC52xx
处理器类型: 32-位 MPC52xx PowerPC
速度: 400MHz
电压: 1.5V
安装类型: 表面贴装
封装/外壳: 272-BBGA
供应商设备封装: 272-PBGA(27x27)
包装: 带卷 (TR)
MPC5200B Data Sheet, Rev. 4
Freescale Semiconductor
17
2) The interrupt latency descriptions in the table above are related to non competitive, non masked but enabled external interrupt
sources. Take care of interrupt prioritization which may increase the latencies.
Because all external interrupt signals are synchronized into the internal processor bus clock domain, each of these signals has
to exceed a minimum pulse width of more than one IP_CLK cycle.
NOTES:
1) The frequency of the IP_CLK depends on the register settings in Clock Distribution Module. See the MPC5200B User’s Manual
(MPC5200BUM) for further information.
2) If the same interrupt occurs a second time while its interrupt service routine has not cleared the former one, the second
interrupt is not recognized at all.
Besides synchronization, prioritization, and mapping the latency of an external interrupt to the start of its associated interrupt
service routine also depends on the following conditions: To get a minimum interrupt service response time, it is recommended
to enable the instruction cache and set up the maximum core clock, XL bus, and IP bus frequencies (depending on board design
and programming). In addition, it is advisable to execute an interrupt handler, which has been implemented in assembly code.
1.3.6
SDRAM
1.3.6.1
Memory Interface Timing-Standard SDRAM Read Command
Table 17. Minimum Pulse Width for External Interrupts to be Recognized
Name
Min Pulse Width
Max Pulse Width
Reference Clock
SpecID
All external interrupts (IRQs, GPIOs)
> 1 clock cycle
IP_CLK
A4.22
Table 18. Standard SDRAM Memory Read Timing
Sym
Description
Min
Max
Units
SpecID
tmem_clk
MEM_CLK period
7.5
ns
A5.1
tvalid
Control Signals, Address and MBA Valid after
rising edge of MEM_CLK
—tmem_clk ×0.5 +0.4
ns
A5.2
thold
Control Signals, Address and MBA Hold after
rising edge of MEM_CLK
tmem_clk ×0.5
ns
A5.3
DMvalid
DQM valid after rising edge of MEM_CLK
tmem_clk ×0.25 + 0.4
ns
A5.4
DMhold
DQM hold after rising edge of MEM_CLK
tmem_clk ×0.25 – 0.7
—ns
A5.5
datasetup
MDQ setup to rising edge of MEM_CLK
0.3
ns
A5.6
datahold
MDQ hold after rising edge of MEM_CLK
0.2
ns
A5.7
相关PDF资料
PDF描述
GMC49DTEH CONN EDGECARD 98POS .100 EYELET
MPC860SRVR66D4R2 IC MPU POWERQUICC 66MHZ 357PBGA
MPC860PVR66D4R2 IC MPU POWERQUICC 66MHZ 357PBGA
MPC860DPVR50D4R2 IC MPU POWERQUICC 50MHZ 357PBGA
MPC860DEVR50D4R2 IC MPU POWERQUICC 50MHZ 357PBGA
相关代理商/技术参数
参数描述
SPC5200VVR266B 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:SDRAM/DDR Memory Controller
SPC5293 制造商:SPC Multicomp 功能描述:D Subminiature Gender Changer Convert Fr
SPC5299 制造商:Farnell / Pro-Power 功能描述:CABLE TIE INSTALLATION TOOL 制造商:pro-power 功能描述:CABLE TIE INSTALLATION TOOL; Accessory Type:Cable Tie Tool; For Use With:2.2mm to 4.8mm Cable Ties ;RoHS Compliant: NA
SPC5300 制造商:PRO POWER (FORMERLY FROM VOLTREX) 功能描述:FERRITE BEAD CYLINDRICAL 制造商:PRO POWER (FORMERLY FROM VOLTREX) 功能描述:FERRITE CORE SPLIT 13.05MM 200 OHM/10 制造商:PRO POWER (FORMERLY FROM VOLTREX) 功能描述:FERRITE CORE, SPLIT, 13.05MM, 200 OHM/10 制造商:PRO POWER (FORMERLY FROM VOLTREX) 功能描述:FERRITE CORE, SPLIT, 13.05MM, 200 OHM/100MHZ; Cable Diameter Max:13.05mm; Ferrite Mounting:Split Core; Frequency:100MHz; Frequency Range:-; Impedance:200ohm; Internal Diameter:0.52"; Package / Case:Split Ferrite Core; Series:SPC5300 ;RoHS Compliant: Yes
SPC5302 制造商:SPC Multicomp 功能描述:FERRITE CORE SPLIT 6.5MM 133OHM 制造商:SPC Multicomp 功能描述:Split Core Ferrite Bead 制造商:SPC Multicomp 功能描述:FERRITE CORE, SPLIT, 6.5MM, 133OHM 制造商:PRO POWER (FORMERLY FROM VOLTREX) 功能描述:FERRITE CORE, SPLIT, 6.5MM, 133OHM/100MHZ; Cable Diameter Max:6.5mm; Ferrite Mounting:Split Core; Frequency:100MHz; Frequency Range:-; Impedance:133ohm; Internal Diameter:0.256"; Package / Case:Split Ferrite Core; Resistance:308ohm ;RoHS Compliant: Yes