参数资料
型号: SPC5634MF1MLQ80
厂商: Freescale Semiconductor
文件页数: 24/122页
文件大小: 0K
描述: IC MCU FLASH 1.5M 94K 144-LQFP
标准包装: 60
系列: MPC56xx Qorivva
核心处理器: e200z3
芯体尺寸: 32-位
速度: 80MHz
连通性: CAN,EBI/EMI,LIN,SCI,SPI,UART/USART
外围设备: DMA,POR,PWM,WDT
输入/输出数: 114
程序存储器容量: 1.5MB(1.5M x 8)
程序存储器类型: 闪存
RAM 容量: 94K x 8
电压 - 电源 (Vcc/Vdd): 4.5 V ~ 5.25 V
数据转换器: A/D 32x12b
振荡器型: 内部
工作温度: -40°C ~ 150°C
封装/外壳: 144-LQFP
包装: 托盘
MPC5634M Microcontroller Data Sheet, Rev. 9
Overview
Freescale Semiconductor
12
Channel transfers can be suspended by a higher priority channel
2.2.4
Interrupt controller
The INTC (interrupt controller) provides priority-based preemptive scheduling of interrupt requests, suitable for statically
scheduled hard real-time systems. The INTC allows interrupt request servicing from up to 191 peripheral interrupt request
sources, plus 165 sources reserved for compatibility with other family members).
For high priority interrupt requests, the time from the assertion of the interrupt request from the peripheral to when the processor
is executing the interrupt service routine (ISR) has been minimized. The INTC provides a unique vector for each interrupt
request source for quick determination of which ISR needs to be executed. It also provides an ample number of priorities so that
lower priority ISRs do not delay the execution of higher priority ISRs. To allow the appropriate priorities for each source of
interrupt request, the priority of each interrupt request is software configurable.
When multiple tasks share a resource, coherent accesses to that resource need to be supported. The INTC supports the priority
ceiling protocol for coherent accesses. By providing a modifiable priority mask, the priority can be raised temporarily so that
all tasks which share the resource can not preempt each other.
Multiple processors can assert interrupt requests to each other through software setable interrupt requests. These same software
setable interrupt requests also can be used to break the work involved in servicing an interrupt request into a high priority portion
and a low priority portion. The high priority portion is initiated by a peripheral interrupt request, but then the ISR asserts a
software setable interrupt request to finish the servicing in a lower priority ISR. Therefore these software setable interrupt
requests can be used instead of the peripheral ISR scheduling a task through the RTOS.
The INTC provides the following features:
356 peripheral interrupt request sources
8 software setable interrupt request sources
9-bit vector addresses
Unique vector for each interrupt request source
Hardware connection to processor or read from register
Each interrupt source can be programmed to one of 16 priorities
Preemptive prioritized interrupt requests to processor
ISR at a higher priority preempts executing ISRs or tasks at lower priorities
Automatic pushing or popping of preempted priority to or from a LIFO
Ability to modify the ISR or task priority to implement the priority ceiling protocol for accessing shared resources
Low latency—three clocks from receipt of interrupt request from peripheral to interrupt request to processor
This device also includes a non-maskable interrupt (NMI) pin that bypasses the INTC and multiplexing logic.
2.2.5
FMPLL
The FMPLL allows the user to generate high speed system clocks from a 4 MHz to 20 MHz crystal oscillator or external clock
generator. Further, the FMPLL supports programmable frequency modulation of the system clock. The PLL multiplication
factor, output clock divider ratio are all software configurable. The PLL has the following major features:
Input clock frequency from 4 MHz to 20 MHz
Voltage controlled oscillator (VCO) range from 256 MHz to 512 MHz, resulting in system clock frequencies from
16 MHz to 80 MHz with granularity of 4 MHz or better
Reduced frequency divider (RFD) for reduced frequency operation without forcing the PLL to relock
3 modes of operation
— Bypass mode with PLL off
— Bypass mode with PLL running (default mode out of reset)
— PLL normal mode
相关PDF资料
PDF描述
SPL505YC256BT IC CLOCK CK505 BEARLAKE 56TSSOP
SPL505YC264BT IC CLOCK CK505 BEARLAKE 64TSSOP
SSM2603CPZ-R2 IC CODEC AUDIO LOW POWER 28LFCSP
SSM2604CPZ-REEL IC AUDIO CODEC LP 20-LFCSP
SY100E195JY TR IC DELAY LINE 128TAP 28-PLCC
相关代理商/技术参数
参数描述
SPC5634MF1MLU60 功能描述:32位微控制器 - MCU 1.5M FLASH 94K RAM RoHS:否 制造商:Texas Instruments 核心:C28x 处理器系列:TMS320F28x 数据总线宽度:32 bit 最大时钟频率:90 MHz 程序存储器大小:64 KB 数据 RAM 大小:26 KB 片上 ADC:Yes 工作电源电压:2.97 V to 3.63 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:LQFP-80 安装风格:SMD/SMT
SPC5634MF1MLU80 功能描述:32位微控制器 - MCU 1.5M FLASH 94K RAM RoHS:否 制造商:Texas Instruments 核心:C28x 处理器系列:TMS320F28x 数据总线宽度:32 bit 最大时钟频率:90 MHz 程序存储器大小:64 KB 数据 RAM 大小:26 KB 片上 ADC:Yes 工作电源电压:2.97 V to 3.63 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:LQFP-80 安装风格:SMD/SMT
SPC5634MF1MMG60 功能描述:32位微控制器 - MCU 1.5M FLASH 94K RAM RoHS:否 制造商:Texas Instruments 核心:C28x 处理器系列:TMS320F28x 数据总线宽度:32 bit 最大时钟频率:90 MHz 程序存储器大小:64 KB 数据 RAM 大小:26 KB 片上 ADC:Yes 工作电源电压:2.97 V to 3.63 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:LQFP-80 安装风格:SMD/SMT
SPC5634MF1MMG80 功能描述:32位微控制器 - MCU 1.5M Flash,94K RAM RoHS:否 制造商:Texas Instruments 核心:C28x 处理器系列:TMS320F28x 数据总线宽度:32 bit 最大时钟频率:90 MHz 程序存储器大小:64 KB 数据 RAM 大小:26 KB 片上 ADC:Yes 工作电源电压:2.97 V to 3.63 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:LQFP-80 安装风格:SMD/SMT
SPC5634MF2MLQ80 制造商:Freescale Semiconductor 功能描述:SPC5634MF2MLQ80 - Bulk