- 您现在的位置：买卖IC网 > PDF目录10399 > SSM2518CBZ-RL (Analog Devices Inc)IC AMP AUD PWR 2C STER D 16WLCSP PDF资料下载
参数资料
| 型号： | SSM2518CBZ-RL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 15/48页 |
| 文件大小： | 0K |
| 描述： | IC AMP AUD PWR 2C STER D 16WLCSP |
| 产品变化通告： | 8mm Carrier Tape Changes 28/Feb/2012 |
| 标准包装： | 10,000 |
| 类型： | D 类 |
| 输出类型： | 2 通道（立体声） |
| 在某负载时最大输出功率 x 通道数量： | 2.5W x 2 @ 4 欧姆 |
| 电源电压： | 2.5 V ~ 5.5 V |
| 特点： | 消除爆音，数字输入，I²C，I²S，静音，短路和热保护，关机，音量控制 |
| 安装类型： | 表面贴装 |
| 供应商设备封装： | 16-WLCSP（2.21x2.21） |
| 封装/外壳： | 16-WFBGA，WLCSP |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
SSM2518
Data Sheet
Rev. A | Page 22 of 48
I2C CONFIGURATION INTERFACE
OVERVIEW
processor bus driving multiple peripherals. Two pins, serial data
(SDA) and serial clock (SCL), carry information between the
is always a slave on the bus, meaning it cannot initiate a data
transfer. Each slave device is recognized by a unique device
address. The device address byte format is shown in Figure 31.
The address resides in the first seven bits of the I2C write. The
LSB of this byte sets either a read or write operation.
Logic Level 1 corresponds to a read operation, and Logic Level 0
corresponds to a write operation. The full byte addresses are
shown in Figure 3, where the subaddresses are automatically
incremented at word boundaries and can be used for writing
large amounts of data to contiguous memory locations. This
increment happens automatically after a single word write
unless a stop condition is encountered. A data transfer is always
terminated by a stop condition.
Both SDA and SCL should have a 2.2 kΩ pull-up resistor on the
lines connected to them.
BIT 0
BIT 1
BIT 2
BIT 3
BIT 4
BIT 5
BIT 6
BIT 7
01
101
ADDR
0
R/W
10
242-
033
Figure 31. I2C Device Address Byte Format
Addressing
Initially, each device on the I2C bus is in an idle state,
monitoring the SDA and SCL lines for a start condition and
the proper address. The I2C master initiates a data transfer by
establishing a start condition, defined by a high-to-low transition
on SDA while SCL remains high. This indicates that an
address/data stream follows. All devices on the bus respond to
the start condition and shift the next eight bits (the 7-bit
address plus the R/W bit) MSB first. The device that recognizes
the transmitted address responds by pulling the data line low
during the ninth clock pulse. The device address is determined
by the state of the ADDR pin. This ninth bit is known as an
acknowledge bit. All other devices withdraw from the bus at
this point and return to the idle condition. The R/W bit
determines the direction of the data. A Logic 0 on the LSB of
the first byte means that the master writes information to the
peripheral, whereas a Logic 1 means that the master reads
information from the peripheral after writing the subaddress
and repeating the start address. A data transfer takes place until
a stop condition is encountered. A stop condition occurs when
SDA transitions from low to high while SCL is held high. The
timing for the I2C port is shown in
Stop and start conditions can be detected at any stage during the
data transfer. If these conditions are asserted out of sequence with
normal read and write operations, the SSM2518 immediately
jumps to the idle condition. During a given SCL high period,
the user should issue only one start condition, one stop condition,
or a single stop condition followed by a single start condition. If
an invalid subaddress is issued by the user, the SSM2518 does
not issue an acknowledge and returns to the idle condition. If
the user exceeds the highest subaddress while in auto-increment
mode, one of two actions is taken. In read mode, the SSM2518
outputs the highest subaddress register contents until the master
device issues a no acknowledge, indicating the end of a read. A
no acknowledge condition is where the SDA line is not pulled
low on the ninth clock pulse of SCL. If the highest subaddress
location is reached while in write mode, the data for the invalid
byte is not loaded into any subaddress register, a no acknowledge
is issued by the SSM2518, and the part returns to the idle
condition.
I2C Read and Write Operations
Figure 33 shows the timing of a single word write operation.
Every ninth clock, the SSM2518 issues an acknowledge by
pulling SDA low.
Figure 34 shows the timing of a burst mode write sequence.
This figure shows an example where the target destination
registers are two bytes. The SSM2518 knows to increment its
subaddress register every byte because the requested subaddress
corresponds to a register or memory area with a byte word
length.
The timing of a single word read operation is shown in
Figure 35. Note that the first R/W bit is 0, indicating a write
operation. This is because the subaddress still needs to be
written to set up the internal address. After the
acknowledges the receipt of the subaddress, the master must
issue a repeated start command followed by the chip address
byte with the R/
W bit set to 1 (read). This causes the
SDA to reverse and begin driving data back to the master. The
master then responds every ninth pulse with an acknowledge
pulse to the
.
Figure 36 shows the timing of a burst mode read sequence. This
figure shows an example where the target destination registers
are two bytes. The SSM2518 knows to increment its subaddress
register every byte because the requested subaddress corresponds
to a register or memory area with a byte word length.
相关PDF资料 |
PDF描述 |
|---|---|
| LLM219R70J684MA01L | CAP CER 0.68UF 6.3V 20% X7R 0805 |
| LLM219R70J474MA01L | CAP CER 0.47UF 6.3V 20% X7R 0805 |
| LLM219R70J334MA01L | CAP CER 0.33UF 6.3V 20% X7R 0805 |
| LLM219R71C224MA01L | CAP CER 0.22UF 16V 20% X7R 0805 |
| LLM219R71C154MA01L | CAP CER 0.15UF 16V 20% X7R 0805 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SSM2518CPZ | 功能描述:IC AMP AUD PWR 2C STER D 20LFCSP RoHS:是 类别:集成电路 (IC) >> 线性 - 音頻放大器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:DirectDrive® 类型:D 类 输出类型:1-通道（单声道），带立体声耳机 在某负载时最大输出功率 x 通道数量:930mW x 1 @ 8 欧姆; 40mW x 2 @ 16 欧姆 电源电压:2.7 V ~ 5.5 V 特点:消除爆音，差分输入，I²C，静音，关闭，音量控制 安装类型:表面贴装 供应商设备封装:25-WLP（2.09x2.09） 封装/外壳:25-WFBGA，WLCSP 包装:带卷 (TR) 其它名称:MAX97000EWA+T-ND |
| SSM2518CPZ-R7 | 功能描述:IC AMP AUD PWR 2C STER D 20LFCSP RoHS:是 类别:集成电路 (IC) >> 线性 - 音頻放大器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:DirectDrive® 类型:D 类 输出类型:1-通道（单声道），带立体声耳机 在某负载时最大输出功率 x 通道数量:930mW x 1 @ 8 欧姆; 40mW x 2 @ 16 欧姆 电源电压:2.7 V ~ 5.5 V 特点:消除爆音，差分输入，I²C，静音，关闭，音量控制 安装类型:表面贴装 供应商设备封装:25-WLP（2.09x2.09） 封装/外壳:25-WFBGA，WLCSP 包装:带卷 (TR) 其它名称:MAX97000EWA+T-ND |
| SSM2518CPZ-RL | 功能描述:IC AMP AUD PWR 2C STER D 20LFCSP RoHS:是 类别:集成电路 (IC) >> 线性 - 音頻放大器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:DirectDrive® 类型:D 类 输出类型:1-通道（单声道），带立体声耳机 在某负载时最大输出功率 x 通道数量:930mW x 1 @ 8 欧姆; 40mW x 2 @ 16 欧姆 电源电压:2.7 V ~ 5.5 V 特点:消除爆音，差分输入，I²C，静音，关闭，音量控制 安装类型:表面贴装 供应商设备封装:25-WLP（2.09x2.09） 封装/外壳:25-WFBGA，WLCSP 包装:带卷 (TR) 其它名称:MAX97000EWA+T-ND |
| SSM2519ACBZ-R7 | 功能描述:音频放大器 Digital PDM Filterless Class D Mono Amp RoHS:否 制造商:STMicroelectronics 产品:General Purpose Audio Amplifiers 输出类型:Digital 输出功率: THD + 噪声: 工作电源电压:3.3 V 电源电流: 最大功率耗散: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:TQFP-64 封装:Reel |
| SSM2519ACBZ-RL | 功能描述:音频放大器 Digital PDM Filterless Class D Mono Amp RoHS:否 制造商:STMicroelectronics 产品:General Purpose Audio Amplifiers 输出类型:Digital 输出功率: THD + 噪声: 工作电源电压:3.3 V 电源电流: 最大功率耗散: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:TQFP-64 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。