- 您现在的位置：买卖IC网 > PDF目录11502 > SST89C58RC-40-C-QIF-T (Microchip Technology)IC MCU 8BIT FLASH 40WQFN PDF资料下载
参数资料
| 型号： | SST89C58RC-40-C-QIF-T |
| 厂商： | Microchip Technology |
| 文件页数： | 48/88页 |
| 文件大小： | 0K |
| 描述： | IC MCU 8BIT FLASH 40WQFN |
| 标准包装： | 3,000 |
| 系列： | FlashFlex® |
| 核心处理器： | 8051 |
| 芯体尺寸： | 8-位 |
| 速度： | 40MHz |
| 连通性： | EBI/EMI，I²C，SMBus，UART/USART |
| 外围设备： | 欠压检测/复位，POR，WDT |
| 输入/输出数： | 32 |
| 程序存储器容量： | 32KB（32K x 8） |
| 程序存储器类型： | 闪存 |
| EEPROM 大小： | 2K x 8 |
| RAM 容量： | 1K x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 2.7 V ~ 5.5 V |
| 振荡器型： | 外部 |
| 工作温度： | 0°C ~ 70°C |
| 封装/外壳： | 40-WFQFN 裸露焊盘 |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页当前第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页
2011 Silicon Storage Technology, Inc.
DS25100A
12/11
52
FlashFlex MCU
SST89C58RC
Data Sheet
A Microchip Technology Company
In slave mode, STO is set to recover SMBus from an error condition or generate a internal STOP for a
forced access to the bus. No STOP condition will be transmitted on the bus and the hardware behaves
as if a STOP condition has been received, SMBUS switches to “not addressed” slave receiver mode.
STO bit is cleared by hardware after one system clocks. STO bit can not be set when SMBEN is zero.
The Serial Interrupt flag (SI_0, SM0CON0.4) can be set in any possible SMBus status except for status
“0xD0” and status “0xF8. If EA and ES1 bits are set, an interrupt will requested when SI is set. When
SI flag is set by hardware, the SCL line is held to LOW until it is cleared by software (except for the sta-
tus “0xD0”, which will not hold the SCL line low). Only “0” can be written to clear SI flag, writing “1” has
no effect to the flag. When SI flag is cleared, SMBSTA register changes to “0xF8”.
During the acknowledge clock cycle on the SCL line, the Assert Acknowledge flag (AA_0,
SM0CON0.3) sets the level of the SDA line.
In slave transmitter mode, the AA flag is used to determine whether the last data byte will be transmit-
ted or enables whether to respond its slave address or general call address.
In master receiver mode, the AA flag is used to determine to return ACK or NACK after receiving a
byte. In slave receiver mode, the AA flag is used to determine to return ACK or NACK and enables
whether to respond its slave address or general call address.
1 = When set to 1, an acknowledge (low level to SDA) will be returned during the acknowledge clock
pulse on the SCL line on the following situations:
1.
The “own slave address” has been received.
2.
The general call address has been received while the general call bit (GC) in SMBADR is
set.
3.
A data byte has been received while the SMBUS interface is in the Master Receiver Mode.
4.
A data byte has been received while the SMBUS interface is in the addressed Slave
Receiver Mode.
0 = When cleared to 0, an non-acknowledge (high level to SDA) will be returned during the acknowl-
edge clock pulse on the SCL line on the following situations:
1.
A data byte has been received while the SMBUS interface is in the Master Receiver Mode.
2.
A data byte has been received while the SMBUS interface is in the addressed Slave
Receiver Mode.
To enable the SMBus Free Timeout feature, set the SMBus Free Timer Enable bit (FTE, SM0CON0.2)
to logic ‘1’. The bus is considered free and, if pending, a Start is generated when SCL and SDA remain
high for the SMBus Free Timeout given in the SMBUS Clock Rate Register.
To enable monitoring SCL low timeout function, set the SMBus Time out Enable bit (TOE_0,
SM0CON0.1) to logic ‘1’. When TOE is set, SMBUS will control the TIMER1 to count during the every
SCL low period. At every SCL falling-edge of the SCL, a reload counter pulse is generated to TIMER1;
at every SCL rising-edge of the SCL, a count stop pulse is generated to TIMER1. If the TIMER1’s
counter is reloaded and counting, the latest count stop pulse will cause the TIMER1 to generate an
interrupt for SCL low timeout.
相关PDF资料 |
PDF描述 |
|---|---|
| SST89E516RD2-40-C-TQJE | IC MCU 8BIT 72KB FLASH 44TQFP |
| SST89C58RC-40-I-TQJE | IC MCU 8BIT FLASH 40TQFP |
| SST89E516RD2-40-I-TQJE | IC MCU 8BIT 72KB FLASH 44TQFP |
| PIC24F16KA101-E/P | MCU 16KB FLASH 1.5KB RAM 20PDIP |
| VE-B10-IY-B1 | CONVERTER MOD DC/DC 5V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SST89C58RC-40-I-NJE | 制造商:Microchip Technology Inc 功能描述:8 BIT MICROCONTROLLER WITH 40K - Rail/Tube 制造商:Microchip Technology Inc 功能描述:Microchip SST89C58RC-40-I-NJE Microcontrollers (MCU) |
| SST89C58RC-40-I-QIF | 功能描述:8位微控制器 -MCU 40K (32Kx8K) SM-Bus 40MHz 2.7-5.5V RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| SST89C58RC-40-I-TQJE | 功能描述:8位微控制器 -MCU 40K (32Kx8K) SM-Bus 40MHz 2.7-5.5V RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| SST89C59 | 制造商:SST 制造商全称:Silicon Storage Technology, Inc 功能描述:FlashFlex51 MCU |
| SST89C59-33-AC-NI | 制造商:SST 制造商全称:Silicon Storage Technology, Inc 功能描述:FlashFlex51 MCU |
发布紧急采购，3分钟左右您将得到回复。