- 您现在的位置：买卖IC网 > PDF目录299933 > ST24C04R (意法半导体) Serial 4K (512 x 8) EEPROM(串行4K EEPROM) PDF资料下载
参数资料
| 型号： | ST24C04R |
| 厂商： | 意法半导体 |
| 英文描述： | Serial 4K (512 x 8) EEPROM(串行4K EEPROM) |
| 中文描述： | 串行4K的（512 × 8）的EEPROM（4K的串行EEPROM中） |
| 文件页数： | 13/16页 |
| 文件大小： | 163K |
| 代理商： | ST24C04R |
The 4 most significant bits of the device select code
are the device type identifier, corresponding to the
I2C bus definition. For these memories the 4 bits
are fixed as 1010b. The following 2 bits identify the
specific memory on the bus. They are matched to
the chip enable signals E2, E1. Thus up to 4 x 4K
memories can be connected on the same bus
giving a memory capacity total of 16K bits. After a
START condition any memory on the bus will iden-
tify the device code and compare the following 2
bits to its chip enable inputs E2, E1.
The 7th bit sent is the block number (one block =
256 bytes). The 8th bit sent is the read or write bit
(RW), this bit is set to ’1’ for read and ’0’ for write
operations. If a match is found, the corresponding
memory will acknowledge the identification on the
SDA bus during the 9th bit time.
Input Rise and Fall Times
≤ 50ns
Input Pulse Voltages
0.2VCC to 0.8VCC
Input and Output Timing Ref. Voltages 0.3VCC to 0.7VCC
AC MEASUREMENT CONDITIONS
AI00825
0.8VCC
0.2VCC
0.7VCC
0.3VCC
Figure 4. AC Testing Input Output Waveforms
DEVICE OPERATION (cont’d)
Symbol
Alt
Parameter
Min
Max
Unit
tCH1CH2
tR
Clock Rise Time
1
s
tCL1CL2
tF
Clock Fall Time
300
ns
tDH1DH2
tR
Input Rise Time
1
s
tDL1DL1
tF
Input Fall Time
300
ns
tCHDX
(1)
tSU:STA
Clock High to Input Transition
4.7
s
tCHCL
tHIGH
Clock Pulse Width High
4
s
tDLCL
tHD:STA
Input Low to Clock Low (START)
4
s
tCLDX
tHD:DAT
Clock Low to Input Transition
0
s
tCLCH
tLOW
Clock Pulse Width Low
4.7
s
tDXCX
tSU:DAT
Input Transition to Clock Transition
250
ns
tCHDH
tSU:STO
Clock High to Input High (STOP)
4.7
s
tDHDL
tBUF
Input High to Input Low (Bus Free)
4.7
s
tCLQV
(2)
tAA
Clock Low to Next Data Out Valid
0.3
3.5
s
tCLQX
tDH
Data Out Hold Time
300
ns
fC
fSCL
Clock Frequency
100
kHz
tW
(3)
tWR
Write Time
10
ms
Notes: 1. For a reSTART condition, or following a write cycle.
2. The minimum value delays the falling/rising edge of SDA away from SCL = 1 in order to avoid unwanted START and/or STOP
conditions.
3. In the Multibyte Write mode only, if accessed bytes are on two consecutive 8 bytes rows (6 address MSB are not constant) the
maximum programming time is doubled to 20ms.
Table 7. AC Characteristics
(TA = 0 to 70
°C, –20 to 85°C or –40 to 85°C; VCC = 3V to 5.5V, 2.5V to 5.5V or 1.8V to 5.5V)
6/16
ST24/25C04, ST24C04R, ST24/25W04
相关PDF资料 |
PDF描述 |
|---|---|
| ST25C08M1 | 1K X 8 SPI BUS SERIAL EEPROM, PDSO8 |
| ST280C04C1L | 960 A, 400 V, SCR, TO-200AB |
| ST280C04C2L | 960 A, 400 V, SCR, TO-200AB |
| ST280C04C2 | 960 A, 400 V, SCR, TO-200AB |
| ST280C04C3L | 960 A, 400 V, SCR, TO-200AB |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ST24C04RB1 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:I2C Serial EEPROM |
| ST24C04RB3 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:I2C Serial EEPROM |
| ST24C04RB5 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:I2C Serial EEPROM |
| ST24C04RB6 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:I2C Serial EEPROM |
| ST24C04RM1 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:I2C Serial EEPROM |
发布紧急采购，3分钟左右您将得到回复。