- 您现在的位置：买卖IC网 > PDF目录98143 > ST52F513Y2B6 (STMICROELECTRONICS) 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PDIP16 PDF资料下载
参数资料
| 型号： | ST52F513Y2B6 |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PDIP16 |
| 封装： | PLASTIC, DIP-16 |
| 文件页数： | 22/106页 |
| 文件大小： | 648K |
| 代理商： | ST52F513Y2B6 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页
ST52F510/F513/F514
22/106
Flash and EEPROM are programmed electrically
just applying the supply voltage (2.4 V to 5.5 V) and
it is also erased electrically; this feature allows the
user to easily reprogram the memory without
taking the device off from the board (In Situ
Programming ISP). Data and commands are
transmitted through the I
2C serial communication
protocol. Data can also be written run-time with the
In Application Programming (IAP)
NVM can be locked by the user during the
programming phase, in order to prevent external
operation such as reading the program code and
assuring protection of user intellectual property.
Flash and EEPROM pages can be protected by
unintentional writings.
The operations that can be performed on the NVM
during the Programming Phase, ISP and IAP are
described in detail in the Section 4.
Figure 3.3 System and User Stack
3.4 System and User Stacks
The System and User Stacks are located in the
Program/Data memory in the RAM benches.
System Stacks are used to push the Program
Counter (PC) after an Interrupt Request or a
Subroutine Call. After a RET (Return from a
subroutine) or a RETI (Return from an interrupt)
the PC that is saved is popped from the stack and
restored. After an interrupt request, the flags are
also saved in a reserved stack inside the core, so
each interrupt has its own flags.
The System Stack is located in the last RAM bench
starting from the last address (255) inside the
bench page. The System Stack Pointer (SSP) can
be read and modified by the user. For each level of
stack 2 bytes of the RAM are used. The SSP points
to the first currently available stack position. When
a subroutine call or interrupt request occurs, the
content of the PC is stored in a couple of locations
pointed to by the SSP that is decreased by 2.
20FFh
2000h
2001h
20FEh
REGISTER FILE
CONFIGURATION REGISTERS
USER STACK TOP MSB
USER STACK TOP LSB
PROGRAM COUNTER
RAM BENCH
SYSTEM STACK
POINTER
USER STACK
POINTER
USER DATA
PAGE NUMBER
LOCATION ADRESS
IRQ
RETI
POP X
PUSH X
REGISTER X
LSB
MSB
SYSTEM STACK
LEVEL 1
LEVEL 2
LEVEL 3
LEVEL 4
USER STACK LEVEL 1
USER STACK LEVEL 2
USER STACK LEVEL 3
USER STACK LEVEL 4
相关PDF资料 |
PDF描述 |
|---|---|
| ST52F510Y3B6 | 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PDIP16 |
| ST52F514Y2B6 | 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PDIP16 |
| ST52T430K3B6 | 8-BIT, OTPROM, 20 MHz, MICROCONTROLLER, PDIP32 |
| ST52T430K3T6 | 8-BIT, OTPROM, 20 MHz, MICROCONTROLLER, PQFP32 |
| ST5X86V12HS | 64-BIT, 120 MHz, MICROPROCESSOR, CPGA168 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ST52F513Y3M6 | 制造商:STMicroelectronics 功能描述: |
| ST52F513YMM6 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8-BIT INTELLIGENT CONTROLLER UNIT ICU Two Timer/PWMs, ADC, I2C, SPI, SCI |
| ST52F514 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8-BIT INTELLIGENT CONTROLLER UNIT ICU Two Timer/PWMs, ADC, I2C, SPI, SCI |
| ST52F514F0B6 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microcontroller |
| ST52F514F0M6 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microcontroller |
发布紧急采购，3分钟左右您将得到回复。