- 您现在的位置：买卖IC网 > PDF目录98143 > ST52F513Y2B6 (STMICROELECTRONICS) 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PDIP16 PDF资料下载
参数资料
| 型号： | ST52F513Y2B6 |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PDIP16 |
| 封装： | PLASTIC, DIP-16 |
| 文件页数： | 3/106页 |
| 文件大小： | 648K |
| 代理商： | ST52F513Y2B6 |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页
ST52F510/F513/F514
100/106
Figure 15.5 Clearing the WCOL bit (Write Collision Flag) Software Sequence
15.4.6 Overrun Condition.
An overrun condition occurs when the master
device has sent several data bytes and the slave
device hasn’t cleared the SPIF bit issued from the
previous data byte transmitted.
In this case, the receiver buffer contains the byte
sent after the SPIF bit was last cleared. A read to
the SPI_IN register returns this byte. All other
bytes are lost.
This condition is not detected by the SPI
peripheral.
15.4.7 Single Master and Multimaster Configu-
rations.
There are two types of SPI systems:
– Single Master System
– Multimaster System
Single Master System
A typical single master system may be configured,
using an ICU as the master and four ICUs as
slaves (see Figure 15.6).
The master device selects the individual slave
devices by using four pins of a parallel port to
control the four SS pins of the slave devices.
The SS pins are pulled high during reset since the
master device ports will be forced to be inputs at
that time, thus disabling the slave devices.
Note: In order to prevent a bus conflict on the
MISO line the master allows only one active slave
device during a transmission.
For more security, the slave device may respond to
the master with the data byte received. Then the
master will receive the previous byte back from the
slave device if all MISO and MOSI pins are
connected and the slave has not written its
SPI_OUT register.
Other transmission security methods can use ports
for handshake lines or data bytes with command
fields.
Multi-master System
A multi-master system may also be configured by
the user. Transfer of master control could be
implemented using a handshake method through
the I/O ports or by an exchange of code messages
through the serial peripheral interface system.
The multi-master system is principally handled by
the MSTR bit in the SPI_CR register and the
MODF bit in the SPI_STATUS_CR register.
Clearing sequence after SPIF = 1 (end of a data byte transfer)
1st Step
Read SPI_STATUS_CR
Read SPI_IN
Write SPI_IN
2nd Step
SPIF =0
WCOL=0
SPIF =0
WCOL=0 if no transfer has started
WCOL=1 if a transfer has started
Clearing sequence before SPIF = 1 (during a data byte transfer)
1st Step
2nd Step
WCOL=0
before the 2nd step
Read SPI_STATUS_CR
Read SPI_IN
Note: Writing in SPI_OUT regis-
ter instead of reading in SPI_IN
do not reset WCOL bit
Read SPI_STATUS_CR
OR
THEN
相关PDF资料 |
PDF描述 |
|---|---|
| ST52F510Y3B6 | 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PDIP16 |
| ST52F514Y2B6 | 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PDIP16 |
| ST52T430K3B6 | 8-BIT, OTPROM, 20 MHz, MICROCONTROLLER, PDIP32 |
| ST52T430K3T6 | 8-BIT, OTPROM, 20 MHz, MICROCONTROLLER, PQFP32 |
| ST5X86V12HS | 64-BIT, 120 MHz, MICROPROCESSOR, CPGA168 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ST52F513Y3M6 | 制造商:STMicroelectronics 功能描述: |
| ST52F513YMM6 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8-BIT INTELLIGENT CONTROLLER UNIT ICU Two Timer/PWMs, ADC, I2C, SPI, SCI |
| ST52F514 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8-BIT INTELLIGENT CONTROLLER UNIT ICU Two Timer/PWMs, ADC, I2C, SPI, SCI |
| ST52F514F0B6 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microcontroller |
| ST52F514F0M6 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microcontroller |
发布紧急采购，3分钟左右您将得到回复。