- 您现在的位置：买卖IC网 > PDF目录98143 > ST52F513Y2B6 (STMICROELECTRONICS) 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PDIP16 PDF资料下载
参数资料
| 型号： | ST52F513Y2B6 |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PDIP16 |
| 封装： | PLASTIC, DIP-16 |
| 文件页数： | 87/106页 |
| 文件大小： | 648K |
| 代理商： | ST52F513Y2B6 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页当前第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页
ST52F510/F513/F514
81/106
13.2 SCI Transmitter Block
The SCI Transmitter Block consists of the following
blocks:
SCDR_TX
and
SHIFT
REGISTER,
synchronized, respectively, with the clock master
signal (CKM) and the CLOCK_TX.
The whole block receives the settings for the
following
transmission
modes
through
the
Configuration Register:
s
8 bit length, 1 stop bit, no parity bit
s
8 bit length, 2 stop bit, no parity bit
s
8 bit length, 1 stop bit, with parity bit
s
9 bit length, 1 stop bit, no parity bit
In case of 9 bit frame transmission, the most
significative bit arrives through the bit PAR/T8 (bit
2) of the SCI_CR1 Configuration Register. In an 8-
bit transmission, instead, this bit is used to
configure the data format: in particular to choose
the polarity control (even or odds) to implement the
parity check (see above).
After a RESET, the SCDR_TX block is in IDLE
state until it receives an enabling signal by writing
the TXSTRT bit of the SCI_CR2 Configuration
Register.
The data is loaded on the Peripheral Register
SCI_OUT (address 23 017h) by using the
instruction
LPPR,
LDPI
or
LDPE.
If
the
transmission is enabled, the data to be transmitted
is
transferred from the Output Register
to
SCDR_TX block and the TXEM flag (bit 1) of the
SCI Status Register is reset to 0 to indicate
SCDR_TX block is full.
If the core supplies new data, this could not be
loaded in the SCDR_TX block until the current data
has not been unloaded on the Shift Register block.
Meaning that only when TXEM is 1 data can be
loaded in the SCDR_TX Block.
When the SHIFT REGISTER Block loads the data
to be transmitted on an internal buffer, the TXEND
flag (bit 0) of the SCI Status Register is reset to 0
to indicate the beginning of a new transmission. At
the end of transmission TXEND is set to 1, allowing
new data coming from SCDR_TX to be loaded in
the SHIFT REGISTER.
It is important to underline that TXEND = 1 does
not mean SCDR_TX is ready to receive a new
data. For this reason, it is better to utilize the TXEM
signal to synchronize the load instruction to the
SCI TRANSMITTER block
If the TXSTRT bit is reset, the transmission is
stopped, but the SCI Transmitter block completes
the transmission in progress before resetting.
13.3 Baud Rate Generator Block
The Baud Rate Generator Block performs the
division of the clock master signal (CKM) in a set of
synchronism
frequencies
for
the
serial
bit
reception/transmission on the external line.
Reception frequency (CLOCK_RX) is 16 times
higher
than
the
transmission
frequency
(CLOCK_TX).
To adapt the Baud Rate Generator to the clock
master frequency supplied by the user, a 12-bit
Prescaler must be programmed by loading the
Configuration Registers SCI_CR2 (PRESC_H bit
11:8 of the 12 bit prescaler) and SCI_CR3
(PRESC_L bit 7:0 of the 12 bit prescaler). The
prescaler allows the programming of all standard
Baud Rates by using the most common clock
master sources.
The Prescaler value can be obtained by the
following formula:
Where CKM is the clock master frequency
(expressed in Hz) and BAUD is the desired Baud
Rate (expressed in bit/second). The obtained
value is rounded to the nearest integer value. This
rounding can cause an error in the obtained Baud
Rate. This error must be lower than 3%. To verify
that the PRESC value satisfies this constrain, the
obtained Baud Rate must be computed by
inverting the previous formula:
then the following relation can be used to verify
that the difference with the desired Baud Rate is
lower than 3%:
Table 13.1 shows the recommended Prescaler
values for common clock master frequencies. To
get more precision in Baud Rate, standard quartz
frequencies for serial communication can be used.
The corresponding Prescaler values for these
frequencies are showed in the Table 13.2.
P RESC
round
CKM
16
BA UD
×
-----------------------------
=
BAU D
CKM
16
PRE SC
×
-------------------------------
=
BAUD
–
BAUD
-------------------------------------------
0.03
<
相关PDF资料 |
PDF描述 |
|---|---|
| ST52F510Y3B6 | 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PDIP16 |
| ST52F514Y2B6 | 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PDIP16 |
| ST52T430K3B6 | 8-BIT, OTPROM, 20 MHz, MICROCONTROLLER, PDIP32 |
| ST52T430K3T6 | 8-BIT, OTPROM, 20 MHz, MICROCONTROLLER, PQFP32 |
| ST5X86V12HS | 64-BIT, 120 MHz, MICROPROCESSOR, CPGA168 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ST52F513Y3M6 | 制造商:STMicroelectronics 功能描述: |
| ST52F513YMM6 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8-BIT INTELLIGENT CONTROLLER UNIT ICU Two Timer/PWMs, ADC, I2C, SPI, SCI |
| ST52F514 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8-BIT INTELLIGENT CONTROLLER UNIT ICU Two Timer/PWMs, ADC, I2C, SPI, SCI |
| ST52F514F0B6 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microcontroller |
| ST52F514F0M6 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microcontroller |
发布紧急采购，3分钟左右您将得到回复。