参数资料
型号: ST52T430K3T6
厂商: STMICROELECTRONICS
元件分类: 微控制器/微处理器
英文描述: 8-BIT, OTPROM, 20 MHz, MICROCONTROLLER, PQFP32
封装: TQFP-32
文件页数: 63/88页
文件大小: 1162K
代理商: ST52T430K3T6
ST52T430/E430
A frame error can occur if the parity check hasn’t
been successfully achieved or if the STOP bit
hasn’t been detected.
If
the
Recovery
Buffer
Block
receives
10
consecutive bits at logic level 0, a break error
occurs and an interrupt routine request starts.
SCDR_RX Block
It is a finite state machine synchronized with the
clock master signal, CKM.
The SCDR_RX block waits for the signal of
complete reception from the Recovery Buffer, in
order to load the word received. Moreover, the
SCDR_RX block loads the values of FRERR and
NSERR flag bits (Input Register 19), and sets the
RXF flag to 1.
Data is transferred to RAM and the RXF flag is
reset to 0 by using the LDRI instruction in order to
indicate that the SCDR_RX block is empty.
If new data arrives before the previous one has
been transferred to Register File, an overrun error
occurs and OVERR flag of Input Register 19 is set
to 1.
11.2 SCI Transmitter Block
The SCI Transmitter Block consists of the following
blocks:
SCDR_TX
and
SHIFT
REGISTER,
synchronized, respectively, with the clock master
signal (CKM) and the CLOCK_TX.
The whole block receives the settings for the
following transmission modes (see Table 11.1)
through Configuration Register 20 (M bits):
s
8-bit word and a single stop signal
s
8-bit word plus a parity bit and a single stop
signal
s
8-bit word plus a double stop signal
s
9-bit word
In case of 9 bit frame transmission, the most
significative
bit
arrives
through
T8
of
the
Configuration Register 20.
Instead, in an 8-bit transmission T8 is used to
configure SCI according to information contained
in M (see Table 11.1). In particular, it is used to
choose the polarity control (even or odds) in order
to implement the parity check.
After a RESET signal RST, the SCDR_TX block is
in IDLE state until it receives the enabling signal
TE=1, of Configuration Register 20.
Data is loaded on the peripheral register (OR 9) by
using the instruction LPPR or LDPE. If TE=1 the
data to be transmitted is transferred from DR_TX
block and flag of Input Register 19. TXEM is reset
to 0 in order to indicate that the SCDR_TX block is
full.
Table 11.2 Configuration Register 19 Setting
Bit
Name
Value
Description
0
-
Not used
1
ECKF
00
5 MHz
01
10 MHz
2
10
20 MHz
11
5 MHz
3
TXC
0
SCI End
Transmission
Interrupt Disabled
1
SCI End
Transmission
Interrupt Enabled
4
TDRE
0
SCI Transmission
Data Register Empty
Interrupt Disabled
1
SCI Transmission
Data Register Empty
Interrupt Enabled
5
BRK
0
SCI Break Error
Interrupt Disabled
1
SCI Break Error
Interrupt Enabled
6
OVR
0
SCI Overrun Error
Interrupt Disabled
1
SCI Overrun Error
Interrupt Enabled
7
RDRF
0
SCI Received Data
Register Full Interrupt
Disabled
1
SCI Received Data
Register Full Interrupt
Enabled
相关PDF资料
PDF描述
ST5X86V12HS 64-BIT, 120 MHz, MICROPROCESSOR, CPGA168
ST6235Q6 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP52
ST6240BQ6/XXX 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP80
ST6242BQ1/XXX 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP64
ST6246BB6/XXX 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP56
相关代理商/技术参数
参数描述
ST52T440 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8-BIT INTELLIGENT CONTROLLER UNIT ICU Timer/PWM, Analog Comparator, Triac/PWM Timer, WDG
ST52T440F0B6 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8-BIT INTELLIGENT CONTROLLER UNIT ICU Timer/PWM, Analog Comparator, Triac/PWM Timer, WDG
ST52T440F0M6 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8-BIT INTELLIGENT CONTROLLER UNIT ICU Timer/PWM, Analog Comparator, Triac/PWM Timer, WDG
ST52T440F1B6 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8-BIT INTELLIGENT CONTROLLER UNIT ICU Timer/PWM, Analog Comparator, Triac/PWM Timer, WDG
ST52T440F1M6 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8-BIT INTELLIGENT CONTROLLER UNIT ICU Timer/PWM, Analog Comparator, Triac/PWM Timer, WDG