- 您现在的位置：买卖IC网 > PDF目录385870 > ST6397 (意法半导体) 8-BIT HCMOS MCUs FOR TV FREQUENCY SYNTHESIS WITH OSD PDF资料下载
参数资料
| 型号： | ST6397 |
| 厂商： | 意法半导体 |
| 英文描述： | 8-BIT HCMOS MCUs FOR TV FREQUENCY SYNTHESIS WITH OSD |
| 中文描述： | 8位微控制器HCMOS电视频率合成带OSD |
| 文件页数： | 37/68页 |
| 文件大小： | 560K |
| 代理商： | ST6397 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页当前第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页
D7-D4.
Thesebits arenot used.
STR.
This is Startbit forI
2
CBUS/S-BUS. This bit is
meaninglesswhen STD/SPIenablebit is clearedto
zero.Ifthisbitis set tooneSTD/SPIbit is also set to
“1” and SPI Start generation, before beginning of
transmission,is enabled.Set tozero after reset.
STP.
This is Stop bitfor I
2
CBUS/S-BUS.This bitis
meaningless when STD/SPI enable bit is cleared
to zero. If this bit is set to one STD/SPI bit is also
set to “1” and SPI Stop conditiongenerationis en-
abled. STP bitmust be reset when standard proto-
col is used (this is also the default reset
conditions).Set to zero after reset.
STD, SPI Enable.
This bit, in conjunction with S-
BUS/I
2
CBUS bit, allows the SPI disable and will
select between I
2
CBUS/S-BUS and Standard
shift register protocols. If this bit is set to one, it
selects both I
2
CBUS and S-BUS protocols; final
selection
between
them
BUS/I
2
CBUS bit. Ifthis bit is cleared to zerowhen
S-BUS/I
2
CBUS is set to “1” the Standard shift
register protocol is selected. If this bit is cleared
to “0” when S-BUS/I
2
CBUS iscleared to 0 the SPI
is disabled.Set to zeroafter reset.
S-BUS/I
2
CBUS Selection.
This bit, in conjunction
with STD/SPI bit, allows the SPI disable and will
select between I
2
CBUS and S-BUS protocols. If
this bitis clearedto“0” when STDbit is also“0”,the
SPI interfaceisdisabled.Ifthis bitiscleared tozero
when STDbit is setto “1”, the I
2
CBUS protocol will
be selected. If this bit is set to “1” when STD bit is
set to “1”, the S-BUS protocol will be selected.
Cleared to zeroafter reset.
is
made
by
S-
SCR1
SPI Control Register 1
(EBh, Write only)
D7 D6 D5 D4 D3 D2 D1 D0
S-BUS/I
2
C BUS Selection
STD/SPIEnable
STP = Stop Bit
STR = Start Bit
Unused
Figure41. SPI Control Register 1
SERIAL PERIPHERAL INTERFACE
(Continued)
D7-D4.
Thesebits are not used.
TX/RX.
WriteOnly.Whenthisbitis set,currentbyte
operation is a transmission. When it is reset, cur-
rent operation is a reception. Set to zero after re-
set.
VRY/S.
Read Only/Write Only. This bit has two dif-
ferent functions in relation to read or write opera-
tion. Reading Operation: when STD and/or TRX
bits is cleared to 0, this bit is meaningless.When
bits STD and TX are set to 1, this bit is set each
time BSY bitis set. This bit is reset during byte op-
eration if real data on SDA line are different from
the output from the shiftregister. Set to zero after
reset. Writing Operation: it enables (if set to one)
or disables (if cleared to zero) the interrupt coming
from VSYNC pin. Undefined after reset. Refer to
OSDdescription foradditional information.
ACN.
Read Only.IfSTD bit(D1 ofSCR1 register)is
cleared to zerothis bitis meaningless.When STD
is setto one,this bitis setto one ifnoAcknowledge
has been received. In this case it is automatically
reset when BSY is set again. Set to zero after re-
set.
BSY.
Read/Set Only.This is the busy bit. When a
one isloaded intothisbit theSPI interfacestart the
transmission of the data byte loaded into SSDR
data register or receiving and building the receive
data into the SSDR data register. This is done in
accordance with the protocol, direction and
start/stop condition(s). This bit is automatically
cleared at the end of the current byte operation.
Cleared tozero after reset.
Note :
The SPI shiftregister is also the data transmission
register andthe data receivedregister;this feature
is madepossible byusingthe serialstructureofthe
ST639x and thusreducing size and complexity.
D1
STD/SP
0
0
1
1
D0
S-BUS/I
2
C BUS
0
1
0
1
SPI Function
Disabled
STDShift Reg.
I
2
C BUS
S-BUS
Table 10. SPI Modes Selection
SCR2
SPIControl Register2
(ECh, Read/ Write)
D7 D6 D5 D4 D3 D2 D1 D0
BSY =Busy Bit0
ACN =Acknowledge Bit
VRY/S = Verify/Sync.Enable
TX/RX =Enable Bit
Unused
Figure 42. SPI Control Register2
ST6391,92,93,95,97,99
33/64
相关PDF资料 |
PDF描述 |
|---|---|
| ST6399 | MOSFET; Transistor Polarity:P Channel; Drain Source Voltage, Vds:-30V; Continuous Drain Current, Id:-4.1A; On-Resistance, Rds(on):0.08ohm; Rds(on) Test Voltage, Vgs:-10V; Package/Case:8-1206; Leaded Process Compatible:No |
| ST63P06 | 8-BIT HCMOS PIGGYBACK MCUs FOR TV APPLICATIONS |
| ST63P07 | 8-BIT HCMOS PIGGYBACK MCUs FOR TV APPLICATIONS |
| ST63P08 | MOSFET; Drain Source Voltage, Vds:-20V; Continuous Drain Current, Id:-3.9A; On-Resistance, Rds(on):0.055ohm; Rds(on) Test Voltage, Vgs:-4.5V; Leaded Process Compatible:Yes; Mounting Type:Surface Mount; Package/Case:8-1206 RoHS Compliant: Yes |
| ST63P16 | MOSFET; Transistor Polarity:P Channel; Drain Source Voltage, Vds:-8V; Continuous Drain Current, Id:5.2A; On-Resistance, Rds(on):0.035ohm; Rds(on) Test Voltage, Vgs:-4.5V; Package/Case:8-1206; Leaded Process Compatible:No RoHS Compliant: No |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ST6397B1 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8-BIT HCMOS MCUs FOR TV FREQUENCY SYNTHESIS WITH OSD |
| ST6399 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8-BIT HCMOS MCUs FOR TV FREQUENCY SYNTHESIS WITH OSD |
| ST6399B1 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8-BIT HCMOS MCUs FOR TV FREQUENCY SYNTHESIS WITH OSD |
| ST63E126D1 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8-BIT HCMOS MCUs FOR TV FREQUENCY & VOLTAGE SYNTHESIS WITH OSD |
| ST63E140D1 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8-BIT HCMOS MCUs FOR TV FREQUENCY & VOLTAGE SYNTHESIS WITH OSD |
发布紧急采购，3分钟左右您将得到回复。