收藏本站
参数资料
型号： ST72F324K2
英文描述： 8-BIT MCU WITH NESTED INTERRUPTS. FLASH. 10-BIT ADC. 4 TIMERS. SPI. SCI INTERFACE
中文描述： 8位微控制器嵌套中断。闪光。 10位ADC。 4定时器。的SPI。 SCI接口
文件页数： 44/161页
文件大小： 2070K
代理商： ST72F324K2
ST72324
138/161
12.9 CONTROL PIN CHARACTERISTICS
12.9.1 Asynchronous RESET Pin
Subject to general operating conditions for VDD, fCPU, and TA unless otherwise specified.
Figure 85. Typical Application with RESET pin 6)7)8)
Notes:
1. Data based on characterization results, not tested in production.
2. Hysteresis voltage between Schmitt trigger switching levels.
3. The IIO current sunk must always respect the absolute maximum rating specified in Section 12.2.2 and the sum of IIO
(I/O ports and control pins) must not exceed IVSS.
4. To guarantee the reset of the device, a minimum pulse has to be applied to the RESET pin. All short pulses applied on
the RESET pin with a duration below th(RSTL)in can be ignored.
5. The reset network (the resistor and two capacitors) protects the device against parasitic resets, especially in noisy en-
vironments.
6. The output of the external reset circuit must have an open-drain output to drive the ST7 reset pad. Otherwise the device
can be damaged when the ST7 generates an internal reset (LVD or watchdog).
7. Whatever the reset source is (internal or external), the user must ensure that the level on the RESET pin can go below
the VIL max. level specified in Section 12.9.1 . Otherwise the reset will not be taken into account internally.
8. Because the reset circuit is designed to allow the internal RESET to be output in the RESET pin, the user must ensure
that the current sunk on the RESET pin (by an external pull-up for example) is less than the absolute maximum value
specified for IINJ(RESET) in Section 12.2.2 on page 114.
9. Data guaranteed by design, not tested in production.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VIL
Input low level voltage 1)
0.16xVDD
V
VIH
Input high level voltage 1)
0.85xVDD
Vhys
Schmitt trigger voltage hysteresis 2)
2.5
VOL
Output low level voltage 3)
VDD=5V
IIO=+2mA
0.2
0.5
IIO
Input current on RESET pin
2
TBD
mA
RON
Weak pull-up equivalent resistor
20
30
120
k
tw(RSTL)out Generated reset pulse duration
External pin
0
429)
s
Internal reset sources
20
30
429)
s
th(RSTL)in External reset pulse hold time
4)
2.5
s
tg(RSTL)in Filtered glitch duration
5)
200
ns
0.01
F
VDD
0.01
F
EXTERNAL
RESET
CIRCUIT 5)
USER
VDD
4.7k
Required if LVD is disabled
Recommended
if LVD is disabled
ST72XXX
PULSE
GENERATOR
Filter
RON
VDD
WATCHDOG
LVD RESET
INTERNAL
RESET
相关PDF资料
PDF描述
ST72F324K4 64Mb EDO/FPM - OBSOLETE
ST72F324K6 64Mb EDO/FPM - OBSOLETE
ST72F611F1 64Mb EDO/FPM - OBSOLETE
ST72F611F1B1 64Mb EDO/FPM - OBSOLETE
ST72P621L4B1 LOW SPEED USB 8-BIT MCU WITH 3 ENDPOINTS. FLASH OR ROM MEMORY. LVD. WDG. 10-BIT ADC. 2 TIMERS. SCI. SPI
相关代理商/技术参数
参数描述
ST72F324K2B6 功能描述:8位微控制器 -MCU 5V RANGE 8B MCU RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
ST72F324K2T3 制造商:STMicroelectronics 功能描述:
ST72F324K2T3TR 制造商:STMicroelectronics 功能描述:
ST72F324K2T6 功能描述:8位微控制器 -MCU Flash 8K SPI/SCI RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
ST72F324K2T6TR 功能描述:8位微控制器 -MCU 8 BITS MICROCONTR RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*