- 您现在的位置：买卖IC网 > PDF目录195892 > STK14C88-W35M 32K X 8 NON-VOLATILE SRAM, 35 ns, PDIP32 PDF资料下载
参数资料
| 型号： | STK14C88-W35M |
| 元件分类： | SRAM |
| 英文描述： | 32K X 8 NON-VOLATILE SRAM, 35 ns, PDIP32 |
| 封装： | 0.600 INCH, PLASTIC, DIP-32 |
| 文件页数： | 2/13页 |
| 文件大小： | 387K |
| 代理商： | STK14C88-W35M |
STK14C88
September 2003
10
Document Control # ML0014 rev 0.1
If the power supply drops faster than 20
s/volt
before V
CCX reaches VSWITCH, then a 2.2 ohm resistor
should be inserted between V
CCX and the system
supply to avoid momentary excess of current
between Vccx and Vcap.
HSB OPERATION
The STK14C88 provides the HSB pin for controlling
and acknowledging the STORE operations. The HSB
pin can be used to request a hardware STORE cycle.
When the HSB pin is driven low, the STK14C88 will
conditionally initiate a STORE operation after t
DELAY;
an actual STORE cycle will only begin if a WRITE to
the SRAM took place since the last STORE or
RECALL
cycle. The HSB pin also acts as an open
drain driver that is internally driven low to indicate a
busy condition while the STORE (initiated by any
means) is in progress.
SRAM READ
and WRITE operations that are in
progress when HSB is driven low by any means are
given time to complete before the STORE operation
is initiated. After HSB goes low, the STK14C88 will
continue SRAM operations for t
DELAY. During tDELAY,
multiple SRAM READ operations may take place. If a
WRITE
is in progress when HSB is pulled low it will
be allowed a time, t
DELAY, to complete. However, any
SRAM WRITE
cycles requested after HSB goes low
will be inhibited until HSB returns high.
The HSB pin can be used to synchronize multiple
STK14C88s while using a single larger capacitor. To
operate in this mode the HSB pin should be con-
nected together to the HSB pins from the other
STK14C88s. An external pull-up resistor to + 5V is
required since HSB acts as an open drain pull down.
The V
CAP pins from the other STK14C88 parts can
be tied together and share a single capacitor. The
capacitor size must be scaled by the number of
devices connected to it. When any one of the
STK14C88s detects a power loss and asserts HSB,
the common HSB pin will cause all parts to request
a STORE cycle (a STORE will take place in those
STK14C88s that have been written since the last
nonvolatile cycle).
During any STORE operation, regardless of how it
was initiated, the STK14C88 will continue to drive
the HSB pin low, releasing it only when the STORE is
complete. Upon completion of the STORE operation
the STK14C88 will remain disabled until the HSB
pin returns high.
If HSB is not used, it should be left unconnected.
PREVENTING STORES
The STORE function can be disabled on the fly by
holding HSB high with a driver capable of sourcing
30mA at a V
OH of at least 2.2V, as it will have to
overpower the internal pull-down device that drives
HSB low for 20
s at the onset of a STORE. When
the STK14C88 is connected for AutoStore opera-
tion (system V
CC connected to VCCX and a 68F
capacitor on V
CAP) and VCC crosses VSWITCH on the
way down, the STK14C88 will attempt to pull HSB
low; if HSB doesn’t actually get below V
IL, the part
will stop trying to pull HSB low and abort the STORE
attempt.
HARDWARE PROTECT
The STK14C88 offers hardware protection against
inadvertent STORE operation and SRAM WRITEs dur-
ing low-voltage conditions. When V
CAP < VSWITCH, all
externally initiated STORE operations and SRAM
WRITE
s will be inhibited.
AutoStore can be completely disabled by tying
V
CCX to ground and applying + 5V to VCAP. This is the
AutoStore Inhibit mode; in this mode STOREs are
only initiated by explicit request using either the soft-
ware sequence or the HSB pin.
LOW AVERAGE ACTIVE POWER
The STK14C88 draws significantly less current
when it is cycled at times longer than 50ns. Figure 5
shows the relationship between I
CC and READ cycle
time. Worst-case current consumption is shown for
both CMOS and TTL input levels (commercial tem-
perature range, V
CC = 5.5V, 100% duty cycle on chip
enable). Figure 6 shows the same relationship for
WRITE
cycles. If the chip enable duty cycle is less
than 100%, only standby current is drawn when the
chip is disabled. The overall average current drawn
by the STK14C88 depends on the following items:
1) CMOS vs. TTL input levels; 2) the duty cycle of
chip enable; 3) the overall cycle rate for accesses;
4) the ratio of READs to WRITEs; 5) the operating
temperature; 6) the Vcc level; and 7) I/O loading.
相关PDF资料 |
PDF描述 |
|---|---|
| STK730-010 | Isolated Flyback Switching Regulator with 9V Output |
| STK730-020 | Isolated Flyback Switching Regulator with 9V Output |
| STK730-030 | Isolated Flyback Switching Regulator with 9V Output |
| STK730-040 | Isolated Flyback Switching Regulator with 9V Output |
| STK730-050 | Isolated Flyback Switching Regulator with 9V Output |
相关代理商/技术参数 |
参数描述 |
|---|---|
| STK14CA8-N25ITR | 制造商:Cypress Semiconductor 功能描述:STK14CA8 Series 1 Mb (128 K x 8) 3 V 25 ns AutoStore NVSRAM - SOIC-32 |
| STK14CA8-NF25 | 功能描述:NVRAM 128Kbx8 AutoStore RoHS:否 制造商:Maxim Integrated 数据总线宽度:8 bit 存储容量:1024 Kbit 组织:128 K x 8 接口类型:Parallel 访问时间:70 ns 电源电压-最大:5.5 V 电源电压-最小:4.5 V 工作电流:85 mA 最大工作温度:+ 70 C 最小工作温度:0 C 封装 / 箱体:EDIP 封装:Tube |
| STK14CA8-NF25I | 功能描述:NVRAM 128Kbx8 AutoStore RoHS:否 制造商:Maxim Integrated 数据总线宽度:8 bit 存储容量:1024 Kbit 组织:128 K x 8 接口类型:Parallel 访问时间:70 ns 电源电压-最大:5.5 V 电源电压-最小:4.5 V 工作电流:85 mA 最大工作温度:+ 70 C 最小工作温度:0 C 封装 / 箱体:EDIP 封装:Tube |
| STK14CA8-NF25ITR | 功能描述:NVRAM 128Kbx8 AutoStore RoHS:否 制造商:Maxim Integrated 数据总线宽度:8 bit 存储容量:1024 Kbit 组织:128 K x 8 接口类型:Parallel 访问时间:70 ns 电源电压-最大:5.5 V 电源电压-最小:4.5 V 工作电流:85 mA 最大工作温度:+ 70 C 最小工作温度:0 C 封装 / 箱体:EDIP 封装:Tube |
| STK14CA8-NF25TR | 功能描述:NVRAM 128Kbx8 AutoStore RoHS:否 制造商:Maxim Integrated 数据总线宽度:8 bit 存储容量:1024 Kbit 组织:128 K x 8 接口类型:Parallel 访问时间:70 ns 电源电压-最大:5.5 V 电源电压-最小:4.5 V 工作电流:85 mA 最大工作温度:+ 70 C 最小工作温度:0 C 封装 / 箱体:EDIP 封装:Tube |
发布紧急采购，3分钟左右您将得到回复。