- 您现在的位置：买卖IC网 > PDF目录271216 > STM32W108HBU72 (STMICROELECTRONICS) SPECIALTY MICROPROCESSOR CIRCUIT, QCC40 PDF资料下载
参数资料
| 型号： | STM32W108HBU72 |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, QCC40 |
| 封装： | 6 X 6 MM, 0.50 MM PITCH, ROHS COMPLIANT, VFQFPN-40 |
| 文件页数： | 180/198页 |
| 文件大小： | 2871K |
| 代理商： | STM32W108HBU72 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页当前第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页第190页第191页第192页第193页第194页第195页第196页第197页第198页
Serial interfaces
STM32W108CB, STM32W108HB
Doc ID 16252 Rev 3
9.7
Direct memory access (DMA) channels
The STM32W108 serial DMA channels enable efficient, high-speed operation of the SPI
and UART controllers by reducing the load on the CPU as well as decreasing the frequency
of interrupts that it must service. The transmit and receive DMA channels can transfer data
between the transmit and receive FIFOs and the DMA buffers in main memory as quickly as
it can be transmitted or received. Once software defines, configures, and activates the DMA,
it only needs to handle an interrupt when a transmit buffer has been emptied or a receive
buffer has been filled. The DMA channels each support two memory buffers, labeled A and
B, and can alternate ("ping-pong") between them automatically to allow continuous
communication without critical interrupt timing.
Note:
DMA memory buffer terminology:
●
load - make a buffer available for the DMA channel to use
●
pending - a buffer loaded but not yet active
●
active - the buffer that will be used for the next DMA transfer
●
unload - DMA channel action when it has finished with a buffer
●
idle - a buffer that has not been loaded, or has been unloaded
To use a DMA channel, software should follow these steps:
●
Reset the DMA channel by setting the SC_TXDMARST (or SC_RXDMARST) bit in the
SCx_DMACTRL register.
●
Set up the DMA buffers. The two DMA buffers, A and B, are defined by writing the start
address to SCx_TXBEGA/B (or SCx_RXBEGA/B) and the (inclusive) end address to
SCx_TXENDA/B (or SCx_RXENDA/B). Note that DMA buffers must be in RAM.
●
Configure and initialize SCx for the desired operating mode.
●
Enable second level interrupts triggered when DMA buffers unload by setting the
INT_SCTXULDA/B (or INT_SCRXULDA/B) bits in the INT_SCxFLAG register.
●
Enable top level NVIC interrupts by setting the INT_SCx bit in the INT_CFGSET
register.
●
Start the DMA by loading the DMA buffers by setting the SC_TXLODA/B (or
SC_RXLODA/B) bits in the SCx_DMACTRL register.
A DMA buffer's end address, SCx_TXENDA/B (or SCx_RXENDA/B), can be written while
the buffer is loaded or active. This is useful for receiving messages that contain an initial
byte count, since it allows software to set the buffer end address at the last byte of the
message.
As the DMA channel transfers data between the transmit or receive FIFO and a memory
buffer, the DMA count register contains the byte offset from the start of the buffer to the
address of the next byte that will be written or read. A transmit DMA channel has a single
DMA count register (SCx_TXCNT) that applies to whichever transmit buffer is active, but a
receive DMA channel has two DMA count registers (SCx_RXCNTA/B), one for each receive
buffer. The DMA count register contents are preserved until the corresponding buffer, or
either buffer in the case of the transmit DMA count, is loaded, or until the DMA is reset.
The receive DMA count register may be written while the corresponding buffer is loaded. If
the buffer is not loaded, writing the DMA count register also loads the buffer while
preserving the count value written. This feature can simplify handling UART receive errors.
The DMA channel stops using a buffer and unloads it when the following is true:
(DMA buffer start address + DMA buffer count) > DMA buffer end address
相关PDF资料 |
PDF描述 |
|---|---|
| S9S12XF512J0CLH | MICROCONTROLLER, QFP64 |
| SAF-XC2263N-40F20L | 32-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PQFP100 |
| SAK-XC2264N-16F66L | 32-BIT, FLASH, 66 MHz, RISC MICROCONTROLLER, PQFP100 |
| STK17TA8-RF45ITR | 1 TIMER(S), PROGRAMMABLE TIMER, PDSO48 |
| SST55LD040M-133-I-BZJE | IDE COMPATIBLE, FLASH MEMORY DRIVE CONTROLLER, PBGA145 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| STM32WC-RFCKIT | 功能描述:Zigbee/802.15.4开发工具 STM32W Low-Cost RF STM32F103 MCU Kit RoHS:否 制造商:Silicon Labs 产品:Development Kits 工具用于评估:EM35x 频率:2.4 GHz 接口类型:USB 工作电源电压: |
| STM32W-RFCKIT | 功能描述:开发板和工具包 - 无线 STM32W RF CNTRL KIT STM32F103 USB JTAG RoHS:否 制造商:Arduino 产品:Evaluation Boards 工具用于评估:AT32UC3L 核心:AVR32 频率: 接口类型:USB 工作电源电压:5 V |
| STM3-3 | 制造商:RINO MECH.(GENGARELL 功能描述: |
| STM330 | 制造商:EnOcean GmbH 功能描述:Temperature energy harvester, 868MHz |
| STM330U | 制造商:EnOcean GmbH 功能描述:Temperature energy harvester, 315MHz 制造商:EnOcean GmbH 功能描述:Temperature energy harvester, 902MHz |
发布紧急采购，3分钟左右您将得到回复。