- 您现在的位置：买卖IC网 > PDF目录69385 > STM8AF51AATBXXXX (STMICROELECTRONICS) 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP80 PDF资料下载
参数资料
| 型号： | STM8AF51AATBXXXX |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP80 |
| 封装： | 14 X 14 MM, ROHS COMPLIANT, LQFP-80 |
| 文件页数： | 8/118页 |
| 文件大小： | 2173K |
| 代理商： | STM8AF51AATBXXXX |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页
STM8AF51xx, STM8AF61xx
Known limitations
Doc ID 14395 Rev 6
105/118
13.2.3
Delay in STOP bit programming leading to reception of supplementary
byte
Description
When receiving one byte in master mode, the STOP bit in the I2C_CR2 register is
programmed just after ADDR bit is cleared in order to generate a STOP condition after the
reception of the byte. If the programming of the STOP bit is delayed after the end of the first
byte reception, the master may receive another byte before the STOP condition is generated
and a wrong data will be received.
Workaround
Mask interrupts while clearing the ADDR bit and programming the STOP bit. As TLI is not
maskable, this software workaround can not be implemented in applications using the TLI
interrupt.
13.2.4
START condition badly generated after misplaced STOP
Description
When the START bit is set in the I2C_CR2 register and a misplaced STOP occurs on the
bus thus leading to a bus error, the START condition on the bus may be badly generated by
the I2C peripheral (glitch on SDA resulting in SDA and SCL tied low simultaneously).
Workaround
When a bus error is detected (through a flag and/or interrupt), check if a START condition
was requested through the I2C_CR2 register. If so, a STOP condition should be generated
followed by a new START condition. This does not avoid the badly generated START
condition, but allows to resynchronize the network on the new START condition.
13.3
USART Interface
Parity error flag (PE) not correctly set when overrun condition occurs
Description
If an overrun condition occurs, the parity error flag (PE) of the UART_SR register is not set
for the frame which caused the overrun condition. The PE flag represents the status of the
last correctly received frame.
Workaround
None.
相关PDF资料 |
PDF描述 |
|---|---|
| STM8AF6179TCXXXY | 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP64 |
| STM8AH5199TBXXXY | 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP64 |
| STM8AH6169TBXXXY | 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP64 |
| STM8AH6189TCXXXY | 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP64 |
| STM8AH61A8TAXXXU | 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| STM8AF51AATCY | 制造商:STMicroelectronics 功能描述:SADA_8BIT MCU FOR CABI(LF) |
| STM8AF51XX | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Automotive 8-bit MCU, with up to 128 Kbytes Flash, EEPROM, 10-bit ADC, timers, LIN, CAN, USART, SPI, I2C, 3 V to 5.5 V |
| STM8AF5268 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Automotive 8-bit MCU, with up to 128 Kbytes Flash, data EEPROM |
| STM8AF5268TAY | 制造商:STMicroelectronics 功能描述: |
| STM8AF5268TCY | 功能描述:8位微控制器 -MCU 8-Bit Automotive MCU CAN Line 32kb Flash RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。