- 您现在的位置：买卖IC网 > PDF目录69389 > STM8AF6126TBX (STMICROELECTRONICS) 8-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP32 PDF资料下载
参数资料
| 型号： | STM8AF6126TBX |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP32 |
| 封装： | 7 X 7 MM, ROHS COMPLIANT, LQFP-32 |
| 文件页数： | 90/99页 |
| 文件大小： | 881K |
| 代理商： | STM8AF6126TBX |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页当前第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页
Known limitations
STM8AF61xx, STM8AF62xx
Doc ID 14952 Rev 4
13.2
IC interface
13.2.1
Misplaced NACK when receiving 2 bytes in master mode
Description
When receiving two bytes in Master mode the usual sequence is the following:
1.
Set POS and ACK bits of the I2C_CR2 register to ’1’.
2.
Wait for ADDR event (address sent bit in the I2C_CR1 register). When ADDR is set to
‘1’, program ACK to ’0’ and clear ADDR.
3.
Wait for BTF event (byte transfer finished bit in the I2C_CR1 register). When BTF is set
to ‘1’, program the STOP bit to ’1’ in the I2C_CR2 register and read the 2 received
bytes.
The NACK bit may be sent erroneously after the first byte.
Workaround
Use a different software sequence for ADDR and ACK clearing:
1.
Wait for ADDR flag to be set
2.
Mask interrupts
3.
Clear ADDR
4.
Clear ACK bit
5.
Re-enable interrupts
As the TLI is not maskable, this sw workaround can not be applied in an application that
makes use of the TLI.
13.2.2
Data register corrupted
Description
The content of the shift register may be shifted to the left by 1 bit and the second read
operation will return an incorrect value when the following conditions are met:
●
BTF bit (last data received) set to 1
●
Software sequence (SET STOP, READ N-1, READ N) delayed (for instance by an
interrupt)
●
N-1 byte not read before the next SCL rising edge.
Workaround
Mask all active interrupts between the SET STOP and the READ N-1 instruction. As the TLI
is not maskable, this software workaround can not be applied in an application that makes
use of the TLI interrupt.
13.2.3
Delay in STOP bit programming leading to reception of supplementary
byte
Description
When receiving one byte in master mode, the STOP bit in the I2C_CR2 register is
programmed just after ADDR bit is cleared in order to generate a STOP condition after the
reception of the byte. If the programming of the STOP bit is delayed after the end of the first
相关PDF资料 |
PDF描述 |
|---|---|
| STM8AF6126TCX | 8-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP32 |
| STM8AF6266TDY | 8-BIT, FLASH, 16 MHz, RISC MICROCONTROLLER, PQFP32 |
| STM8AF6146TAU | 8-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP32 |
| STM8AF6168TBX | 8-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP48 |
| STM8AF6226TAU | 8-BIT, FLASH, 16 MHz, RISC MICROCONTROLLER, PQFP32 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| STM8AF6146 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Automotive 8-bit MCU, with up to 32 Kbytes Flash, data EEPROM, 10-bit ADC, timers, LIN, SPI, I2C, 3 to 5.5 V |
| STM8AF6146TCY | 制造商:STMicroelectronics 功能描述: |
| STM8AF6148 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Automotive 8-bit MCU, with up to 32 Kbytes Flash, data EEPROM, 10-bit ADC, timers, LIN, SPI, I2C, 3 to 5.5 V |
| STM8AF6166 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Automotive 8-bit MCU, with up to 32 Kbytes Flash, data EEPROM, 10-bit ADC, timers, LIN, SPI, I2C, 3 to 5.5 V |
| STM8AF6166TAY | 制造商:STMicroelectronics 功能描述:AUTOMOTIVE 8-BIT MCU, WITH UP TO 32 KBYTES FLASH, EEPROM - Trays |
发布紧急采购，3分钟左右您将得到回复。