- 您现在的位置：买卖IC网 > PDF目录98149 > STPCC0310BTC3 (STMICROELECTRONICS) MULTIFUNCTION PERIPHERAL, PBGA388 PDF资料下载
参数资料
| 型号： | STPCC0310BTC3 |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 外设及接口 |
| 英文描述： | MULTIFUNCTION PERIPHERAL, PBGA388 |
| 封装： | PLASTIC, BGA-388 |
| 文件页数： | 7/51页 |
| 文件大小： | 836K |
| 代理商： | STPCC0310BTC3 |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页
PIN DESCRIPTION
15/51
Release B
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
DEVSEL#
I/O Device Select. This signal is used
as an input when the STPC Consumer-S initiates
a bus cycle on the PCI bus to determine if a PCI
slave device has decoded itself to be the target of
the current transaction. It is asserted as an output
either when the STPC Consumer-S is the target of
the current PCI transaction or when no other de-
vice asserts DEVSEL# prior to the subtractive de-
code phase of the current PCI transaction.
STOP#
Stop Transaction. Stop is used to imple-
ment the disconnect, retry and abort protocol of
the PCI bus. It is used as an input for the bus cy-
cles initiated by the STPC Consumer-S and is
used as an output when a PCI master cycle is tar-
geted to the STPC Consumer-S.
PAR
Parity Signal Transactions. This is the parity
signal of the PCI bus. This signal is used to guar-
antee even parity across AD[31:0], CBE#[3:0],
and PAR. This signal is driven by the master dur-
ing the address phase and data phase of write
transactions. It is driven by the target during data
phase of read transactions. (Its assertion is identi-
cal to that of the AD bus delayed by one PCI clock
cycle)
SERR#
System Error. This is the system error sig-
nal of the PCI bus. It may, if enabled, be asserted
for one PCI clock cycle if target aborts a STPC
Consumer-S initiated PCI transaction. Its asser-
tion by either the STPC Consumer-S or by another
PCI bus agent will trigger the assertion of NMI to
the host CPU. This is an open drain output.
PCIREQ#[2:0]
PCI Request. This pin are the
three external PCI master request pins. They indi-
cates to the PCI arbiter that the external agents
desire use of the bus.
PCI_GNT#[2:0]
PCI Grant. These pins indicate
that the PCI bus has been granted to the master
requesting it on its PCIREQ#.
PCI_INT[3:0]
PCI Interrupt Request. These are
the PCI bus interrupt signals.
VDD5
5V Power Supply. These power pins are
necessary for 5V ESD protection. In case the PCI
bus is used in 3.3V only, these pins can be con-
nected to 3.3V.
2.2.4 ISA INTERFACE
ISA_CLK, ISA_CLKX2
ISA Clock x1, x2. These
pins generate the Clock signal for the ISA bus and
a Doubled Clock signal. They are also used as the
multiplexor control lines for the Interrupt Controller
Interrupt input lines. ISA_CLK is generated from
either PCICLK/4 or OSC14M/ 2.
OSC14M
ISA bus synchronisation clock Output.
This is the buffered 14.318 Mhz clock for the ISA
bus.
LA[23:17]
Unlatched Address. When the ISA bus
is active, these pins are ISA Bus unlatched ad-
dress for 16-bit devices. When ISA bus is ac-
cessed by any cycle initiated from PCI bus, these
pins are in output mode. When an ISA bus master
owns the bus, these pins are in input mode.
SA[19:0]
ISA Address Bus. System address bus
of ISA on 8-bit slot. These pins are used as an in-
put when an ISA bus master owns the bus and are
outputs at all other times.
SD[15:0]
I/O Data Bus. These pins are the exter-
nal databus to the ISA bus.
ALE
Address Latch Enable. This is the address
latch enable output of the ISA bus and is asserted
by the STPC Consumer-S to indicate that LA23-
17, SA19-0, AEN and SBHE# signals are valid.
The ALE is driven high during refresh, DMA mas-
ter or an ISA master cycles by the STPC Consum-
er-S. ALE is driven low after reset.
MEMR#
Memory Read. This is the memory read
command signal of the ISA bus. It is used as an in-
put when an ISA master owns the bus and is an
output at all other times.
The MEMR# signal is active during refresh.
MEMW#
Memory Write. This is the memory write
command signal of the ISA bus. It is used as an in-
put when an ISA master owns the bus and is an
output at all other times.
SMEMR#
System Memory Read. The STPC Con-
sumer-S generates SMEMR# signal of the ISA
bus only when the address is below one megabyte
or the cycle is a refresh cycle.
相关PDF资料 |
PDF描述 |
|---|---|
| STPCC0390BTC3 | MULTIFUNCTION PERIPHERAL, PBGA388 |
| STPCD0110BTC3 | 32-BIT, 100 MHz, MICROPROCESSOR, PBGA388 |
| STPCD0112BTC3 | 32-BIT, 120 MHz, MICROPROCESSOR, PBGA388 |
| STPCI2EEYC | MULTIFUNCTION PERIPHERAL, PBGA516 |
| STPCI2HDYI | MULTIFUNCTION PERIPHERAL, PBGA516 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| STPCC0366BTC3 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:PC Compatible Embeded Microprocessor |
| STPCC0375BTC3 | 功能描述:微处理器 - MPU 75MHz x86 Embedded RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| STPCC0390BTC3 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:PC Compatible Embeded Microprocessor |
| STPCC4 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:STPC CONSUMER-II DATASHEET / X86 CORE PC COMPATIBLE INFORMATION APPLIANCE SYSTEM-ON-CHIP |
| STPCC4EEBC | 制造商:STMicroelectronics 功能描述:CONS-II 100MHZ COM - Trays 制造商:STMicroelectronics 功能描述:MULTIFUNCTION PERIPHERAL, PBGA388 |
发布紧急采购，3分钟左右您将得到回复。