- 您现在的位置：买卖IC网 > PDF目录98149 > STPCC0310BTC3 (STMICROELECTRONICS) MULTIFUNCTION PERIPHERAL, PBGA388 PDF资料下载
参数资料
| 型号： | STPCC0310BTC3 |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 外设及接口 |
| 英文描述： | MULTIFUNCTION PERIPHERAL, PBGA388 |
| 封装： | PLASTIC, BGA-388 |
| 文件页数： | 8/51页 |
| 文件大小： | 836K |
| 代理商： | STPCC0310BTC3 |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页
PIN DESCRIPTION
16/51
Release B
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
SMEMW#
System Memory Write. The STPC Con-
sumer-S generates SMEMW# signal of the ISA
bus only when the address is below one mega-
byte.
IOR#
I/O Read. This is the IO read command sig-
nal of the ISA bus. It is an input when an ISA mas-
ter owns the bus and is an output at all other
times.
IOW#
I/O Write. This is the IO write command sig-
nal of the ISA bus. It is an input when an ISA mas-
ter owns the bus and is an output at all other
times.
MCS16#
Memory Chip Select16. This is the de-
code of LA23-17 address pins of the ISA address
bus without any qualification of the command sig-
nal lines. MCS16# is always an input. The STPC
Consumer-S ignores this signal during IO and re-
fresh cycles.
IOCS16#
IO Chip Select16. This signal is the de-
code of SA15-0 address pins of the ISA address
bus without any qualification of the command sig-
nals. The STPC Consumer-S does not drive
IOCS16# (similar to PC-AT design). An ISA mas-
ter access to an internal register of the STPC Con-
sumer-S is executed as an extended 8-bit IO cy-
cle.
BHE#
System Bus High Enable. This signal, when
asserted, indicates that a data byte is being trans-
ferred on SD15-8 lines. It is used as an input when
an ISA master owns the bus and is an output at all
other times.
ZWS#
Zero Wait State. This signal, when assert-
ed by addressed device, indicates that current cy-
cle can be shortened.
REF#
Refresh Cycle. This is the refresh command
signal of the ISA bus. It is driven as an output
when the STPC Consumer-S performs a refresh
cycle on the ISA bus. It is used as an input when
an ISA master owns the bus and is used to trigger
a refresh cycle.
The STPC Consumer-S performs a pseudo hid-
den refresh. It requests the host bus for two host
clocks to drive the refresh address and capture it
in external buffers. The host bus is then relin-
quished while the refresh cycle continues on the
ISA bus.
MASTER#
Add On Card Owns Bus. This signal is
active when an ISA device has been granted bus
ownership.
AEN
Address Enable. Address Enable is enabled
when the DMA controller is the bus owner to indi-
cate that a DMA transfer will occur. The enabling
of the signal indicates to IO devices to ignore the
IOR#/IOW# signal during DMA transfers.
IOCHCK#
IO Channel Check. IO Channel Check
is enabled by any ISA device to signal an error
condition that can not be corrected. NMI signal be-
comes active upon seeing IOCHCK# active if the
corresponding bit in Port B is enabled.
IOCHRDY
Channel Ready. IOCHRDY is the IO
channel ready signal of the ISA bus and is driven
as an output in response to an ISA master cycle
targeted to the host bus or an internal register of
the STPC Consumer-S. The STPC Consumer-S
monitors this signal as an input when performing
an ISA cycle on behalf of the host CPU, DMA
master or refresh.
ISA masters which do not monitor IOCHRDY are
not guaranteed to work with the STPC Consumer-
S since the access to the system memory can be
considerably delayed due UMA architecture.
ISAOE#
Bidirectional OE Control. This signal con-
trols the OE signal of the external transceiver that
connects the IDE DD bus and ISA SA bus.
GPIOCS#
I/O General Purpose Chip Select. This
output signal is used by the external latch on ISA
bus to latch the data on the SD[7:0] bus. The latch
can be use by PMU unit to control the external pe-
ripheral devices or any other desired function.
IRQ_MUX[3:0]
Multiplexed Interrupt Request.
These are the ISA bus interrupt signals. They
have to be encoded before connection to the
STPC Consumer-S using ISACLK and ISACLKX2
as the input selection strobes.
Note that IRQ8B, which by convention is connect-
ed to the RTC, is inverted before being sent to the
interrupt controller, so that it may be connected di-
rectly to the IRQ pin of the RTC.
DREQ_MUX[1:0]
ISA Bus Multiplexed DMA Re-
quest. These are the ISA bus DMA request sig-
nals. They are to be encoded before connection to
the STPC
Consumer-S
using ISACLK
and
ISACLKX2 as the input selection strobes.
相关PDF资料 |
PDF描述 |
|---|---|
| STPCC0390BTC3 | MULTIFUNCTION PERIPHERAL, PBGA388 |
| STPCD0110BTC3 | 32-BIT, 100 MHz, MICROPROCESSOR, PBGA388 |
| STPCD0112BTC3 | 32-BIT, 120 MHz, MICROPROCESSOR, PBGA388 |
| STPCI2EEYC | MULTIFUNCTION PERIPHERAL, PBGA516 |
| STPCI2HDYI | MULTIFUNCTION PERIPHERAL, PBGA516 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| STPCC0366BTC3 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:PC Compatible Embeded Microprocessor |
| STPCC0375BTC3 | 功能描述:微处理器 - MPU 75MHz x86 Embedded RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| STPCC0390BTC3 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:PC Compatible Embeded Microprocessor |
| STPCC4 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:STPC CONSUMER-II DATASHEET / X86 CORE PC COMPATIBLE INFORMATION APPLIANCE SYSTEM-ON-CHIP |
| STPCC4EEBC | 制造商:STMicroelectronics 功能描述:CONS-II 100MHZ COM - Trays 制造商:STMicroelectronics 功能描述:MULTIFUNCTION PERIPHERAL, PBGA388 |
发布紧急采购，3分钟左右您将得到回复。