参数资料
型号: STR911FAZ34H6T
厂商: STMICROELECTRONICS
元件分类: 微控制器/微处理器
英文描述: 32-BIT, FLASH, 96 MHz, RISC MICROCONTROLLER, BGA144
封装: LFBGA-144
文件页数: 26/100页
文件大小: 1801K
代理商: STR911FAZ34H6T
STR91xFAxxx
Functional overview
The USB slave interface includes the following features:
Supports USB low and full-speed transfers (12 Mbps), certified to comply with the USB
2.0 specification
Supports isochronous, bulk, control, and interrupt endpoints
Configurable number of endpoints allowing a mixture of up to 20 single-buffered
monodirectional endpoints or up to 10 double-buffered bidirectional endpoints
Dedicated, dual-port 2 Kbyte USB Packet Buffer SRAM. One port of the SRAM is
connected by a Packet Buffer Interface (PBI) on the USB side, and the CPU connects
to the other SRAM port.
CRC generation and checking
NRZI encoding-decoding and bit stuffing
USB suspend resume operations
3.18.1
Packet buffer interface (PBI)
The PBI manages a set of buffers inside the 2 Kbyte Packet Buffer, both for transmission
and reception. The PBI will choose the proper buffer according to requests coming from the
USB Serial Interface Engine (SIE) and locate it in the Packet SRAM according to addresses
pointed by endpoint registers. The PBI will also auto-increment the address after each
exchanged byte until the end of packet, keeping track of the number of exchanged bytes and
preventing buffer overrun. Special support is provided by the PBI for isochronous and bulk
transfers, implementing double-buffer usage which ensures there is always an available
buffer for a USB packet while the CPU uses a different buffer.
3.18.2
DMA
A programmable DMA channel may be assigned by CPU firmware to service the USB
interface for fast and direct transfers between the USB bus and SRAM with little CPU
involvement. This DMA channel includes the following features:
Direct USB Packet Buffer SRAM to system SRAM transfers of receive packets, by
descriptor chain for bulk or isochronous endpoints.
Direct system SRAM to USB Packet Buffer SRAM transfers of transmit packets, by
descriptor chain for bulk or isochronous endpoints.
Linked-list descriptor chain support for multiple USB packets
3.18.3
Suspend mode
CPU firmware may place the USB interface in a low-power suspend mode when required,
and the USB interface will automatically wake up asynchronously upon detecting activity on
the USB pins.
3.19
CAN 2.0B interface
The STR91xFA provides a CAN interface complying with CAN protocol version 2.0 parts A
and B. An external CAN transceiver device connected to pins CAN_RX and CAN_TX is
required for connection to the physical CAN bus.
The CAN interface manages up to 32 Message Objects and Identifier Masks using a
Message SRAM and a Message Handler. The Message Handler takes care of low-level
CAN bus activity such as acceptance filtering, transfer of messages between the CAN bus
相关PDF资料
PDF描述
STR911FAM34X6T 32-BIT, FLASH, 96 MHz, RISC MICROCONTROLLER, QFP80
STR911FAW32X6T 32-BIT, FLASH, 96 MHz, RISC MICROCONTROLLER, QFP128
STR912FAW44X6T 32-BIT, FLASH, 96 MHz, RISC MICROCONTROLLER, PQFP128
STR912FAZ42H6T 32-BIT, FLASH, 96 MHz, RISC MICROCONTROLLER, PBGA144
STR911FAZ44H6T 32-BIT, FLASH, 96 MHz, RISC MICROCONTROLLER, BGA144
相关代理商/技术参数
参数描述
STR911FAZ34X6T 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:ARM966E-S⑩ 16/32-Bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA
STR911FAZ42H6T 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:ARM966E-S⑩ 16/32-Bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA
STR911FAZ42X6T 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:ARM966E-S⑩ 16/32-Bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA
STR911FAZ44H6T 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:ARM966E-S⑩ 16/32-Bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA
STR911FAZ44X6T 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:ARM966E-S⑩ 16/32-Bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA