- 您现在的位置：买卖IC网 > PDF目录69400 > STR911FAZ34H6T (STMICROELECTRONICS) 32-BIT, FLASH, 96 MHz, RISC MICROCONTROLLER, BGA144 PDF资料下载
参数资料
| 型号： | STR911FAZ34H6T |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, FLASH, 96 MHz, RISC MICROCONTROLLER, BGA144 |
| 封装： | LFBGA-144 |
| 文件页数： | 51/100页 |
| 文件大小： | 1801K |
| 代理商： | STR911FAZ34H6T |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页当前第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页
Memory mapping
STR91xFAxxx
Default SRAM size is 32K bytes, with option to set to 64K bytes on STR91xFAx3x devices,
and to 96K bytes on STR91xFAx4x devices.
When other AHB bus masters (such as a DMA controller) write to SRAM, their access is
never buffered. Only the CPU can make use of buffered AHB writes.
6.4
Two independent Flash memories
The STR91xFA has two independent Flash memories, the larger primary Flash and the
small secondary Flash. It is possible for the CPU to erase/write to one of these Flash
memories while simultaneously reading from the other.
One or the other of these two Flash memories may reside at the “boot” address position of
0x0000.0000 at power-up or at reset as shown in Figure 9. The default configuration is that
the first sector of primary Flash memory is enabled and residing at the boot position, and the
secondary Flash memory is disabled. This default condition may be optionally changed as
described below.
6.4.1
Default configuration
When the primary Flash resides at boot position, typical CPU initialization firmware would
set the start address and size of the main Flash memory, and go on to enable the secondary
Flash, define it’s start address and size. Most commonly, firmware would place the
secondary Flash start address at the location just after the end of the primary Flash
memory. In this case, the primary Flash is used for code storage, and the smaller secondary
Flash can be used for data storage (EEPROM emulation).
6.4.2
Optional configuration
Using the STR91xFA device configuration software tool, or IDE from 3rd party, one can
specify that the smaller secondary Flash memory is at the boot location at reset and the
primary Flash is disabled. The selection of which Flash memory is at the boot location is
programmed in a non-volatile Flash-based configuration bit during JTAG ISP. The boot
selection choice will remain as the default until the bit is erased and re-written by the JTAG
interface. The CPU cannot change this choice for boot Flash, only the JTAG interface has
access.
In this case where the secondary Flash defaults to the boot location upon reset, CPU
firmware would typically initialize the Flash memories the following way. The secondary
Flash start address and size is specified, then the primary Flash is enabled and its start
address and size is specified. The primary Flash start address would typically be located
just after the final address location of the secondary Flash. This configuration is particularly
well-suited for In-Application-Programming (IAP). The CPU would boot from the secondary
Flash memory, initialize the system, then check the contents of the primary Flash memory
(by checksum or other means). If the contents of primary Flash is OK, then CPU execution
continues from either Flash memory. If the main Flash contents are incorrect, the CPU,
while executing code from the secondary Flash, can download new data from any
STR91xFA communication channel and program into primary Flash memory. Application
code then starts after the new contents of primary Flash are verified.
相关PDF资料 |
PDF描述 |
|---|---|
| STR911FAM34X6T | 32-BIT, FLASH, 96 MHz, RISC MICROCONTROLLER, QFP80 |
| STR911FAW32X6T | 32-BIT, FLASH, 96 MHz, RISC MICROCONTROLLER, QFP128 |
| STR912FAW44X6T | 32-BIT, FLASH, 96 MHz, RISC MICROCONTROLLER, PQFP128 |
| STR912FAZ42H6T | 32-BIT, FLASH, 96 MHz, RISC MICROCONTROLLER, PBGA144 |
| STR911FAZ44H6T | 32-BIT, FLASH, 96 MHz, RISC MICROCONTROLLER, BGA144 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| STR911FAZ34X6T | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:ARM966E-S⑩ 16/32-Bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA |
| STR911FAZ42H6T | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:ARM966E-S⑩ 16/32-Bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA |
| STR911FAZ42X6T | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:ARM966E-S⑩ 16/32-Bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA |
| STR911FAZ44H6T | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:ARM966E-S⑩ 16/32-Bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA |
| STR911FAZ44X6T | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:ARM966E-S⑩ 16/32-Bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA |
发布紧急采购，3分钟左右您将得到回复。