参数资料
型号: TCM4400ETQFP
厂商: Texas Instruments, Inc.
英文描述: GSM/DCS BASEBAND AND VOICE A/D AND D/A RF INTERFACE CIRCUIT
中文描述: 的GSM / DCS的基带和语音的A / D和D / A射频接口电路
文件页数: 50/64页
文件大小: 888K
代理商: TCM4400ETQFP
TCM4400E
GSM/DCS BASEBAND AND VOICE A/D
AND D/A RF INTERFACE CIRCUIT
SLWS082A – JULY 1999 – REVISED MARCH 2000
50
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
baseband control register (see Table 15)
The values in the baseband control register bit positions determine whether the data is shifted left or right. Note
that the microcontroller unit (MCU) clocking scheme determines on which edge of the clock that data is received
or transmitted using the serial interface.
Table 15. Baseband Control Register
áááááááááááááááááááááááááááááááá
áááááááááááááááááááááááááááááááááá
ááááááááááááááááááááááááá
UDIR:
This bit determines whether the data is shifted in from right (see serial register description) to
left, MSB first (bit value 0), or from left to right, LSB first (bit value 1).
áááá
áááá
<–VALUE AT RESET
áááááááááááááááááááááááááááááááá
RESERVD
RESERVD
RESERVD
MCLKBP
R /W
0
BCLKMODE
BIZBUS
BCLKDIR
R/W
0
UDIR
UPHA
R/W
0
UPOL
0
1
0
0
1
1/0
R = 0
áááááááááááááááááááááááááááááááááá
R = 0
0
R = 0
0
R /W
R/W
0
R/W
R/W
0
0
0
0
BCLKMODE:When cleared to 0, BLCKX runs in the burst mode; when set to 1, BCLKX is continuous.
MCLKBP:
When cleared to 0, MCLK signal passes through the clock slicer; when set to 1, the clock slicer
is bypassed (in this case, the signal at the MCLK terminal must be digital).
MCU clocking schemes
Falling edge without delay: The MCU serial interface transmits data on the falling edge of the UCLK and
receives data on the rising edge of UCLK.
Falling edge with delay:
The MCU serial interface transmits data one half-cycle ahead of the falling edge
of the UCLK and receives data on the falling edge of the UCLK.
Rising edge without delay: The MCU serial interface transmits data on the rising edge of the UCLK and
receives data on the falling edge of the UCLK.
Rising edge with delay:
The MCU serial interface transmits data one half-cycle ahead of the rising edge
of the UCLK and receives data on the rising edge of UCLK.
Table 16. MCU Clocking Schemes
ááááááááááááááááá
ááááááááááááááááá
ááááááááááááááááá
ááááááááááááááááá
ááááááááááááááááá
ááááááááááááááááá
Direction of the BCLKR port ( 0 –> Output, 1–> Input).
0
0
Rising edge with delay
BCLKDIR:
BIZBUS:
When set to 1, BDX, BCLKX, BFSX are in hi-Z when there is nothing to transfer to the DSP;
when cleared to 0, DBX, BCLKX, BFSX are set to V
SS
when there is nothing to transfer to the
DSP.
RESRVD:
Reserved bits for testing purpose
相关PDF资料
PDF描述
tcm5003d 1/4 Inch 330k Pixel Color Image Sensor(1/4英寸330k像素彩色图象传感器)
TCM5089 TONE ENCODER
TCM5092 TONE ENCOER
TCM5094 TONE ENCOER
TCM50 TONE ENCODER
相关代理商/技术参数
参数描述
TCM46T 制造商:MINICIR 功能描述:New
TCM4910 制造商:TI 制造商全称:Texas Instruments 功能描述:PCM U-LOW COMPANDING CODES
TCM4949VPA 制造商:ON Semiconductor 功能描述:
TCM50 制造商:TI 制造商全称:Texas Instruments 功能描述:TONE ENCODER
TCM5087 制造商:TI 制造商全称:Texas Instruments 功能描述:TONE ENCODER