- 您现在的位置：买卖IC网 > PDF目录85415 > TDA4853/V2 (NXP SEMICONDUCTORS) HORIZ/VERT DEFLECTION IC, PDIP32 PDF资料下载
参数资料
| 型号： | TDA4853/V2 |
| 厂商： | NXP SEMICONDUCTORS |
| 元件分类： | 偏转 |
| 英文描述： | HORIZ/VERT DEFLECTION IC, PDIP32 |
| 封装： | PLASTIC, SDIP-32 |
| 文件页数： | 27/63页 |
| 文件大小： | 318K |
| 代理商： | TDA4853/V2 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页当前第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页
1999 Jul 13
33
Philips Semiconductors
Product specication
I2C-bus autosync deection controllers for
PC/TV monitors
TDA4853; TDA4854
I2C-BUS PROTOCOL
I2C-bus data format
Notes
1. S = START condition.
2. SLAVE ADDRESS (MAD) = 1000 1100.
3. A = acknowledge, generated by the slave. No acknowledge, if the supply voltage is below 8.3 V for start-up and 8.1 V
for shut-down procedure.
4. SUBADDRESS (SAD).
5. DATA, if more than 1 byte of DATA is transmitted, then no auto-increment of the significant subaddress is performed.
6. P = STOP condition.
It should be noted that clock pulses according to the 400 kHz specification are accepted for 3.3 and 5 V applications
(reference level = 1.8 V). Default register values after power-up are random. All registers have to be preset via software
before the soft start is enabled.
Important: If the register contents are changed during the vertical scan, this might result in a visible interference on the
screen. The cause for this interference is the abrupt change in picture geometry which takes effect at random locations
within the visible picture.
To avoid this kind of interference, the adjustment of the critical geometry parameters HSIZE, HPOS, VSIZE and VPOS
should be synchronized with the vertical flyback. This should be done in such a way that the adjustment change takes
effect during the vertical blanking time (see Fig.19).
For very slow I2C-bus interfaces, it might be necessary to delay the transmission of the last byte (or only the last bit) of
an I2C-bus message until the start of the vertical sync or vertical blanking.
S(1)
SLAVE ADDRESS(2)
A(3)
SUBADDRESS(4)
A(3)
DATA(5)
A(3)
P(6)
Fig.19 Timing of the I2C-bus transmission for interference-free adjustment.
handbook, full pagewidth
MGM088
vertical
sync pulse
vertical
blanking pulse
SDA
parameter change takes effect
相关PDF资料 |
PDF描述 |
|---|---|
| TDA4853NB | HORIZ/VERT DEFLECTION IC, PDIP32 |
| TDA2616/N1 | 15 W, 2 CHANNEL, AUDIO AMPLIFIER, PSIP9 |
| TDA2616Q/N1 | 15 W, 2 CHANNEL, AUDIO AMPLIFIER, PSIP9 |
| TDA6101Q/N3 | 1 CHANNEL, VIDEO AMPLIFIER, PZFM9 |
| TDA6101QU | 1 CHANNEL, VIDEO AMPLIFIER, PZFM9 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TDA4854 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:I2C-bus autosync deflection controllers for PC/TV monitors |
| TDA4855 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Autosync Deflection Controller ASDC |
| TDA4856 | 制造商:Phil 功能描述:Semiconductor |
| TDA4857 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:I2C-bus autosync deflection controller for PC monitors |
| TDA4857PS | 制造商:NXP Semiconductors 功能描述:HORIZ/VERT DEFLECTION IC, PDIP32 |
发布紧急采购，3分钟左右您将得到回复。