- 您现在的位置：买卖IC网 > PDF目录98204 > TDA9116 (STMICROELECTRONICS) HORIZ/VERT DEFLECTION IC, PDIP32 PDF资料下载
参数资料
| 型号： | TDA9116 |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 偏转 |
| 英文描述： | HORIZ/VERT DEFLECTION IC, PDIP32 |
| 封装： | SHRINK, PLASTIC, DIP-32 |
| 文件页数： | 21/47页 |
| 文件大小： | 725K |
| 代理商： | TDA9116 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页当前第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页
TDA9116
28/47
The charge pump provides positive and negative
currents charging the external loop filter on HPosF
pin. The loop is independent of the trailing edge of
sync. signal and only locks to its leading edge. By
design, the PLL1 does not suffer from any dead
band even while locked. The speed of the PLL1
depends on the current value provided by the
charge pump. While not locked, the current is very
low, to slow down the changes of VCO frequency
and thus protect the external power components
at sync. signal change. In locked state, the cur-
rents are much higher, two different values being
selectable via PLL1Pump I2C bus bit to provide a
mean to control the PLL1 speed by S/W. Lower
values make the PLL1 slower, but more stable.
Higher values make it faster and less stable. In
general, the PLL1 speed should be higher for high
deflection frequencies. The response speed and
stability (jitter level) depends on the choice of ex-
ternal components making up the loop filter. A
“CRC” filter is generally used (see Figure 4 on
page 28).
Figure 4. H-PLL1 filter configuration
The PLL1 is internally inhibited during extracted
vertical sync. pulse (if any) to avoid taking into ac-
count missing or wrong pulses on the phase com-
parator. Inhibition is obtained by forcing the charge
pump output to high impedance state. The inhibi-
tion
mechanism
can
be
disabled
through
PLL1Pump I2C bus bit.
The Figure 7, in its upper part, shows the position
of the VCO ramp signal in relation to input sync.
pulse for three different positions of adjustment of
horizontal position control
HPOS.
Figure 5. Horizontal PLL1 block diagram
HPLL1F
9
R2
C1
C2
4
Lock
Status
PLL
INHIBITION
HPosF
SHAPER
Low
High
LOCK
COMP
CHARGE
PUMP
HPLL1F R0
C0
86
VCO
HOSC
(I2C)
HPOS
INPUT
INTERFACE
H/HVSyn
Sync
9
10
PLL1Pump
V-sync (extracted)
PLL1InhEn
(I2C)
HOscF
DETECTOR
1
Polarity
V-sync
Extracted
REF1
(pin & I2C)
(I2C)
0
PLL1
相关PDF资料 |
PDF描述 |
|---|---|
| TDA9141N | COLOR SIGNAL DECODER, PDIP32 |
| TDA9170N | SPECIALTY CONSUMER CIRCUIT, PDIP32 |
| TDA9177N | SPECIALTY CONSUMER CIRCUIT, PDIP24 |
| TDA9201 | 1 CHANNEL, VIDEO PREAMPLIFIER, PDIP20 |
| TDA9203A | 3 CHANNEL, VIDEO PREAMPLIFIER, PDIP24 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TDA9118 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:行/场扫描处理电路 |
| TDA9141 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:PAL/NTSC/SECAM decoder/sync processor |
| TDA9143 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:I2C-bus controlled, alignment-free PAL/NTSC/SECAM decoder/sync processor |
| TDA9144 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:I2C-bus controlled, alignment-free PAL/NTSC/SECAM decoder/sync processor with PALplus helper demodulator |
| TDA9150 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Programmable deflection controller |
发布紧急采购，3分钟左右您将得到回复。