参数资料
型号: TDA9116
厂商: STMICROELECTRONICS
元件分类: 偏转
英文描述: HORIZ/VERT DEFLECTION IC, PDIP32
封装: SHRINK, PLASTIC, DIP-32
文件页数: 4/47页
文件大小: 725K
代理商: TDA9116
TDA9116
12/47
Note 1: Frequency at no sync signal condition. For correct operation, the frequency of the sync signal applied must
always be higher than the free-running frequency. The application must consider the spread of values of real
electrical components in RRO and CCO positions so as to always meet this condition. The formula to calculate
the free-running frequency is fHO(0)=0.12125/(RRO CCO)
Note 2: Base of NPN transistor with emitter to ground is internally connected on pin HFly through a series resistance of
about 500
and a resistance to ground of about 20k.
Note 3: Evaluated and figured out during the device qualification phase. Informative. Not tested on every single unit.
Note 4: This capture range can be enlarged by external circuitry.
Note 5: The voltage on HPLL2C pin corresponds to immediate phase of leading edge of H-drive signal on HOut pin with
respect to internal horizontal oscillator sawtooth. It must be between the two clamping levels given. Voltage
equal to one of the clamping values indicates a marginal operation of PLL2 or non-locked state.
Note 6: Internal threshold. See Figure 10.
Note 7: The tph(min)/TH parameter is fixed by the application. For correct operation of asymmetry corrections through
dynamic phase modulation, this minimum must be increased by maximum of the total dynamic phase required
in the direction leading to bending of corners to the left. Marginal situation is indicated by reach of VTopHPLL2C
high clamping level by waveform on pin HPLL2C. Also refer to Note 5 and Figure 10.
Note 8: The tph(max)/TH parameter is fixed by the application. For correct operation of asymmetry corrections through
dynamic phase modulation, this maximum must be reduced by maximum of the total dynamic phase required in
the direction leading to bending of corners to the right. Marginal situation is indicated by reach of VBotHPLL2C
low clamping level by waveform on pin HPLL2C. Also refer to Note 5 and Figure 10 .
Note 9: All other dynamic phase corrections of picture asymmetry set to their neutral (medium) positions.
7.5 - VERTICAL SECTION
VCC = 12V, Tamb = 25°C
tPCAC/TH
Contribution of pin cushion asymmetry
correction to phase of H-drive vs. static
phase (via PLL2), measured in corners
PCAC (Sad11h) full span
(9)
VPOS
at medium
VSIZE at minimum
VSIZE at medium
VSIZE at maximum
±1.0
±1.8
±2.8
%
tParalC/TH
Contribution of parallelogram correction
to phase of H-drive vs. static phase (via
PLL2), measured in corners
PARAL (Sad12h) full span
(9)
VPOS at medium
VSIZE at minimum
VSIZE at medium
VSIZE at maximum
VPOS at max. or min.
VSIZE at minimum
±1.75
±2.2
±2.8
±1.75
%
Symbol
Parameter
Test Conditions
Value
Units
Min.
Typ.
Max.
Symbol
Parameter
Test Conditions
Value
Units
Min.
Typ.
Max.
AGC-controlled vertical oscillator sawtooth; VRefO = 8V
RL(VAGCCap)
Ext. load resistance on
VAGCCap pin(10)
DVamp/Vamp(R=∞) <1%
65
M
VVOB
Sawtooth bottom voltage on
VCap pin(11)
No load on VOscF pin(11)
2
V
VVOT
Sawtooth top voltage on VCap
pin
AGC loop stabilized
V sync present
No V sync
5
4.9
V
相关PDF资料
PDF描述
TDA9141N COLOR SIGNAL DECODER, PDIP32
TDA9170N SPECIALTY CONSUMER CIRCUIT, PDIP32
TDA9177N SPECIALTY CONSUMER CIRCUIT, PDIP24
TDA9201 1 CHANNEL, VIDEO PREAMPLIFIER, PDIP20
TDA9203A 3 CHANNEL, VIDEO PREAMPLIFIER, PDIP24
相关代理商/技术参数
参数描述
TDA9118 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:行/场扫描处理电路
TDA9141 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:PAL/NTSC/SECAM decoder/sync processor
TDA9143 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:I2C-bus controlled, alignment-free PAL/NTSC/SECAM decoder/sync processor
TDA9144 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:I2C-bus controlled, alignment-free PAL/NTSC/SECAM decoder/sync processor with PALplus helper demodulator
TDA9150 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Programmable deflection controller