- 您现在的位置：买卖IC网 > PDF目录98211 > TEA5766UK/N1/S21,0 (NXP SEMICONDUCTORS) FM, AUDIO SINGLE CHIP RECEIVER, PBGA25 PDF资料下载
参数资料
| 型号： | TEA5766UK/N1/S21,0 |
| 厂商： | NXP SEMICONDUCTORS |
| 元件分类： | 接收器 |
| 英文描述： | FM, AUDIO SINGLE CHIP RECEIVER, PBGA25 |
| 封装： | 3.30 X 3.25 MM, 0.60 MM HEIGHT, WLCSP-25 |
| 文件页数： | 7/59页 |
| 文件大小： | 273K |
| 代理商： | TEA5766UK/N1/S21,0 |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页
TEA5766UK_1
NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 01 — 22 March 2007
15 of 59
NXP Semiconductors
TEA5766UK
Stereo FM radio + RDS
The interrupt ag register contains the ags set according to the behavior outlined in
Section 8.2. When these ags are set they can also cause the INTX to go active
(hardware interrupt line) depending on the status of the corresponding mask bit in Table 8.
A logic 1 in the mask register enables the hardware interrupt for that ag.
Hence it is conceivable that, with all the mask bits cleared, the software could operate in a
polling mode by a continuous read operation of the interrupt ag register to look for bits
being set.
Interrupt mask bits are always cleared after reading the rst two bytes of the interrupt
register. This is to control multiple hardware interrupts (see Figure 6). Bit LSYNCMSK has
a different function and is not cleared after reading the interrupt register bytes (see
8.1.1 Interrupt clearing
The interrupt ag and mask bits are always cleared after:
They have been read via the control interface
A power-on reset
8.1.2 Timing
The timing sequence for the general operation interrupts is shown in Figure 6 and shows
a read access of the interrupt bytes INTFLAG and INTMSK and a subsequent (though not
necessarily immediate) write to the mask register. It also indicates two key timing points A
and B.
If an interrupt event occurs while the register is being accessed (after point A) it must be
held until after the mask register is cleared at the end of the read operation (point B).
Point A is situated after the R/W bit has been decoded and point B is where the
acknowledge has been received from the master (host processor, etc.) after the rst two
bytes have been sent.
However it can be shorter if the read of the INTREG registers occurs within the tp.
8.1.3 Reset
A reset can be performed (at any time) by a simple read of the interrupt bytes (byte 0R
and byte 1R), which automatically clears the interrupt ags and masks.
相关PDF资料 |
PDF描述 |
|---|---|
| TEA5766UK/N1/S21,1 | FM, AUDIO SINGLE CHIP RECEIVER, PBGA25 |
| TEA5766UK | FM, AUDIO SINGLE CHIP RECEIVER, PBGA25 |
| TEA5777HL/N2,118 | AM/FM, AUDIO SINGLE CHIP RECEIVER, PQFP32 |
| TEA5777HN/N2,518 | AM/FM, AUDIO SINGLE CHIP RECEIVER, PQCC48 |
| TEA6300PN | 2 CHANNEL(S), SOUND FADER CONTROL CIRCUIT, PDIP28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TEA5767 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:single-chip FM stereo radio |
| TEA5767HL | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Low-power FM stereo radio for handheld applications |
| TEA5767HN | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Low-power FM stereo radio for handheld applications |
| TEA5767HN/V3 | 功能描述:射频收发器 FM RECEIVER RoHS:否 制造商:Atmel 频率范围:2322 MHz to 2527 MHz 最大数据速率:2000 Kbps 调制格式:OQPSK 输出功率:4 dBm 类型: 工作电源电压:1.8 V to 3.6 V 最大工作温度:+ 85 C 接口类型:SPI 封装 / 箱体:QFN-32 封装:Tray |
| TEA5767HN/V3,118 | 功能描述:射频收发器 FM RECEIVER RoHS:否 制造商:Atmel 频率范围:2322 MHz to 2527 MHz 最大数据速率:2000 Kbps 调制格式:OQPSK 输出功率:4 dBm 类型: 工作电源电压:1.8 V to 3.6 V 最大工作温度:+ 85 C 接口类型:SPI 封装 / 箱体:QFN-32 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。