- 您现在的位置：买卖IC网 > PDF目录98218 > THS1041IPWRG4 (TEXAS INSTRUMENTS INC) 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 PDF资料下载
参数资料
| 型号： | THS1041IPWRG4 |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | ADC |
| 英文描述： | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| 封装： | GREEN, PLASTIC, TSSOP-28 |
| 文件页数： | 21/41页 |
| 文件大小： | 810K |
| 代理商： | THS1041IPWRG4 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页当前第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页
THS1041
SLAS289C OCTOBER 2001 REVISED OCTOBER 2004
28
www.ti.com
APPLICATION INFORMATION
driving the THS1041 analog inputs
driving the clock input
Obtaining good performance from the THS1041 requires care when driving the clock input.
Different sections of the sample-and-hold and ADC operate while the clock is low or high. The user should
ensure that the clock duty cycle remains near 50% to ensure that all internal circuits have as much time as
possible in which to operate.
The CLK pin should also be driven from a low jitter source for best dynamic performance. To maintain low jitter
at the CLK input, any clock buffers external to the THS1041 should have fast rising edges. Use a fast logic family
such as AC or ACT to drive the CLK pin, and consider powering any clock buffers separately from any other
logic on the PCB to prevent digital supply noise appearing on the buffered clock edges as jitter.
As the CLK input threshold is nominally around AVDD/2, any clock buffers need to have an appropriate supply
voltage to drive above and below this level.
driving the sample and hold inputs
driving the AIN+ and AIN pins
Figure 42 shows an equivalent circuit for the THS1041 AIN+ and AIN pins. The load presented to the system
at the AIN pins comprises the switched input sampling capacitor, CSample, and various stray capacitances, C1
and C2.
C1
8 pF
AVDD
AGND
CLK
C2
1.2 pF
CSample
VCM = AIN+/AIN Common Mode Voltage
AIN
_
+
Figure 42. Equivalent Circuit for Analog Input Pins AIN+ and AIN
The input current pulses required to charge CSample and C2 can be time averaged and the switched capacitor
circuit modelled as an equivalent resistor:
R
IN2 +
1
C
S
f
CLK
where CS is the sum of CSample and C2. This model can be used to approximate the input loading versus source
resistance for high impedance sources.
(14)
相关PDF资料 |
PDF描述 |
|---|---|
| THS1041CDWG4 | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| THS1041IDW | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| THS1041IDWG4 | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| THS1041IPWR | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| THS1041IPWG4 | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| THS10420RJ | 功能描述:线绕电阻器 - 底架安装 THS10 420R 5% RoHS:否 制造商:Vishay/Dale 电阻:7 Ohms 容差:1 % 功率额定值:100 W 温度系数:50 PPM / C 系列:RH 工作温度范围:- 55 C to + 250 C 尺寸:46.02 mm Dia. x 46.02 mm W x 88.9 mm L x 44.45 mm H 封装:Bulk 产品:Power Resistors Wirewound Aluminum Housed |
| THS10470RJ | 功能描述:线绕电阻器 - 底架安装 THS10 470R 5% RoHS:否 制造商:Vishay/Dale 电阻:7 Ohms 容差:1 % 功率额定值:100 W 温度系数:50 PPM / C 系列:RH 工作温度范围:- 55 C to + 250 C 尺寸:46.02 mm Dia. x 46.02 mm W x 88.9 mm L x 44.45 mm H 封装:Bulk 产品:Power Resistors Wirewound Aluminum Housed |
| THS10470RJ | 制造商:TE Connectivity 功能描述:RESISTOR WIREWOUND 470OHM 10W 5% |
| THS1047RJ | 功能描述:线绕电阻器 - 底架安装 THS10 47R 5% RoHS:否 制造商:Vishay/Dale 电阻:7 Ohms 容差:1 % 功率额定值:100 W 温度系数:50 PPM / C 系列:RH 工作温度范围:- 55 C to + 250 C 尺寸:46.02 mm Dia. x 46.02 mm W x 88.9 mm L x 44.45 mm H 封装:Bulk 产品:Power Resistors Wirewound Aluminum Housed |
| THS104K7J | 功能描述:线绕电阻器 - 底架安装 THS10 4K7 5% RoHS:否 制造商:Vishay/Dale 电阻:7 Ohms 容差:1 % 功率额定值:100 W 温度系数:50 PPM / C 系列:RH 工作温度范围:- 55 C to + 250 C 尺寸:46.02 mm Dia. x 46.02 mm W x 88.9 mm L x 44.45 mm H 封装:Bulk 产品:Power Resistors Wirewound Aluminum Housed |
发布紧急采购，3分钟左右您将得到回复。